US20180123623A1 - Semiconductor device and operating method thereof - Google Patents

Semiconductor device and operating method thereof Download PDF

Info

Publication number
US20180123623A1
US20180123623A1 US15/584,116 US201715584116A US2018123623A1 US 20180123623 A1 US20180123623 A1 US 20180123623A1 US 201715584116 A US201715584116 A US 201715584116A US 2018123623 A1 US2018123623 A1 US 2018123623A1
Authority
US
United States
Prior art keywords
inductor
semiconductor device
notch
frequency
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/584,116
Other versions
US9960795B1 (en
Inventor
Qing Liu
Dae Hyun Kwon
Hui Changhsiang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANGHSIANG, HUI, KWON, DAE HYUN, LIU, QING
Application granted granted Critical
Publication of US9960795B1 publication Critical patent/US9960795B1/en
Publication of US20180123623A1 publication Critical patent/US20180123623A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits
    • H04B1/0475Circuits with means for limiting noise, interference or distortion
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189High frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H03F3/245Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages with semiconductor devices only
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/165A filter circuit coupled to the input of an amplifier
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/333A frequency modulator or demodulator being used in the amplifier circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/411Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising two power stages
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/451Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits
    • H04B2001/0408Circuits with power amplifiers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W84/00Network topologies
    • H04W84/02Hierarchically pre-organised networks, e.g. paging networks, cellular networks, WLAN [Wireless Local Area Network] or WLL [Wireless Local Loop]
    • H04W84/04Large scale networks; Deep hierarchical networks
    • H04W84/042Public Land Mobile systems, e.g. cellular systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Transmitters (AREA)

Abstract

Provided are a semiconductor device and an operating method thereof. A semiconductor device includes a mixer configured to upconvert a baseband signal using a local oscillator (LO) signal; and a notch filter configured to receive the upconverted signal from the mixer and filter notch frequency components, the notch filter further configured to resonate at a fundamental frequency to provide a higher impedance and resonate at a notch frequency different from the fundamental frequency to provide a lower impedance.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims priority from Korean Patent Application No. 10-2016-0143059 filed on Oct. 31, 2016 in the Korean Intellectual Property Office, and all the benefits accruing therefrom under 35 U.S.C. 119, the contents of which in its entirety are herein incorporated by reference.
  • BACKGROUND 1. Technical Field
  • The inventive concepts relate to a semiconductor device and an operating method thereof.
  • 2. Description of the Related Art
  • A conventional power mixer used in a wireless communication system such as an LTE system has a lower efficiency than a driver amplifier (DA). In a transmitter structure using the power mixer, extra cost and power are required to remove harmonic frequency components. For example, when a plurality of DAs are used to remove harmonic frequency components, power consumption becomes very large. Accordingly, a transmitter that operates at low power while satisfying the required linearity and noise performance is desired to overcome this problem.
  • SUMMARY
  • Example embodiments of the inventive concepts provide a semiconductor device for effectively filtering harmonic frequency components while operating at low power.
  • Example embodiments of the inventive concepts also provide an operating method of a semiconductor device for effectively filtering harmonic frequency components while operating at low power.
  • However, example embodiments of the inventive concepts are not restricted to the one set forth herein. The above and other example embodiments of the inventive concepts will become more apparent to one of ordinary skill in the art to which the inventive concepts pertains by referencing the detailed description of the inventive concepts given below.
  • According to an example embodiment of the inventive concepts, there is provided a semiconductor device including a mixer configured to upconvert a baseband signal using a local oscillator (LO) signal; and a notch filter configured to receive the upconverted signal from the mixer and filter notch frequency components, the notch filter further configured to resonate at a fundamental frequency to provide a higher impedance and resonate at a notch frequency different from the fundamental frequency to provide a lower impedance.
  • According to another example embodiment of the inventive concepts, there is provided a semiconductor device including a mixer configured to upconvert a baseband signal using a local oscillator (LO) signal; at least one resistor at an input terminal of the mixer and through which the baseband signal passes; and a notch filter configured to receive the upconverted signal from the mixer and filter notch frequency components, the notch filter further configured to resonate at a fundamental frequency to provide a higher impedance and resonate at a notch frequency different from the fundamental frequency to provide a lower impedance. The at least one resistor has a value lower than the higher impedance and higher than the lower impedance.
  • According to another example embodiment of the inventive concepts, there is provided a notch filter including a first capacitor, a first inductor, a second capacitor and a second inductor. The second capacitor, connected in series with the first inductor and the first capacitor between a first node and a second node. The first and second capacitors are configured to resonate together at a notch frequency to reduce a third harmonic of upconverted first and second baseband signals received at the first and second nodes, respectively. The second inductor connected between the first node and the second node in parallel with the first inductor. The first and second inductors are configured to resonate together at a fundamental frequency to provide a higher impedance at the fundamental frequency.
  • These and other inventive concepts of the example embodiments herein will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, while indicating example embodiments and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments herein without departing from the spirit thereof, and the embodiments herein include all such modifications.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other example embodiments and features of the inventive concepts will become more apparent by describing in detail example embodiments thereof with reference to the attached drawings, in which:
  • FIG. 1 is a block diagram illustrating a semiconductor device according to an example embodiment of the inventive concepts;
  • FIG. 2 is a block diagram illustrating a transmitter of the semiconductor device according to an example embodiment of the inventive concepts;
  • FIG. 3 is a circuit diagram illustrating a notch filter of the semiconductor device according to an example embodiment of the inventive concepts;
  • FIG. 4 is a circuit diagram showing an equivalent circuit corresponding to the notch filter of the semiconductor device according to an example embodiment of the inventive concepts;
  • FIG. 5 is a diagram explaining an operation of the notch filter of the semiconductor device according to an example embodiment of the inventive concepts;
  • FIG. 6 is a block diagram illustrating a transmitter of a semiconductor device according to another example embodiment of the inventive concepts;
  • FIG. 7 is a circuit diagram illustrating a notch filter of the semiconductor device according to another example embodiment of the inventive concepts; and
  • FIG. 8 is a flowchart illustrating an operating method of the semiconductor device according to an example embodiment of the inventive concepts.
  • DETAILED DESCRIPTION OF THE EMBODIMENTS
  • FIG. 1 is a block diagram illustrating a semiconductor device according to an example embodiment of the inventive concepts.
  • Referring to FIG. 1, a semiconductor device 100 according to an example embodiment of the inventive concepts may include a digital IC 110 and a transceiver 120.
  • The digital IC 110 may include a memory for storing data, program codes and the like, and a processor for processing the data, program codes and the like. Further, in some example embodiments of the inventive concepts, the digital IC 110 may further include an additional interface for transmitting commands for controlling internal components or signals to be provided to the internal components.
  • The transceiver 120 may include a transmitter 130 and a receiver 150 to support bidirectional communication. In some example embodiments of the inventive concepts, the number of transmitters and receivers included in the semiconductor device 100 may be an arbitrary number to support an environment such as a communication system, a frequency band and the like.
  • The transmitter 130 receives I and Q analog signals converted from digital signals from the digital IC 110 through a digital-to-analog converter 114. Then, the transmitter 130 passes the I and Q analog signals through a low pass filter or amplifies them to obtain I and Q baseband signals. The transmitter 130 upconverts the I and Q baseband signals using a TX local oscillator (LO) signal, and then amplifies the upconverted signals to a power level required for transmission as RF signals. The amplified signals are transmitted wirelessly via an antenna.
  • The receiver 150 receives the RF signals through the antenna and downconverts the received RF signals using an RX LO signal to restore the I and Q baseband signals. Then, the receiver 150 amplifies the I and Q baseband signals or passes them through a low pass filter, and provides I and Q analog signals to an analog-to-digital converter 116 of the digital IC 114. The I and Q analog signals may be converted into digital signals by the analog-to-digital converter 116 and processed, for example, by a processor of the digital IC 110.
  • In some example embodiments of the inventive concepts, the transceiver 120 may be implemented as one or more analog ICs, RF ICs, mixed-signal ICs, etc., but the inventive concepts is not limited thereto. Meanwhile, the transceiver 120 may be implemented in accordance with a super-heterodyne architecture or a direct conversion architecture, but the inventive concepts is not limited thereto.
  • FIG. 2 is a block diagram illustrating the transmitter of the semiconductor device according to an example embodiment of the inventive concepts.
  • Referring to FIG. 2, the transmitter 130 of the semiconductor device according to an example embodiment of the inventive concepts includes low- pass filters 132 a and 132 b, amplifiers 134 a and 134 b, mixers 141 a and 141 b, a notch filter 142, a driving amplifier (DA) 143, a power amplifier (PA) 144, and an antenna 148. The transmitter 130 may further include a phase locked loop (PLL) 192 and an LO signal generator 190 for generating LO signals to be provided to the mixers 141 a and 141 b.
  • The transmitter 130 receives an I analog signal from a digital-to-analog converter 114 a and receives a Q analog signal from a digital-to-analog converter 114 b. The I analog signal and the Q analog signal pass through the low- pass filters 132 a and 132 b, respectively, to remove unnecessary regions generated in the digital-to-analog conversion.
  • The I analog signal and the Q analog signal that have passed through the low- pass filters 132 a and 132 b pass through the amplifiers 134 a and 134 b, respectively, and then are outputted as an I baseband signal and a Q baseband signal.
  • The mixer 141 a upconverts the I baseband signal using a first TX LO signal generated from the LO signal generator 190. The TX LO signal includes a periodic signal having a specific fundamental frequency. The PLL 192 receives timing information (TI) from, for example, the digital IC 110 and sends a control signal for adjusting the frequency or phase of the TX LO signal to the LO signal generator 190. Similarly, the mixer 141 b upconverts the Q baseband signal using a second TX LO signal generated from the LO signal generator 190.
  • The notch filter 142 receives the signals upconverted by the mixers 141 a and 141 b and filters notch frequency components. The notch filter 142 will be described later with reference to FIGS. 3 to 5.
  • The upconverted signals that have passed through the notch filter 142 are amplified to a power level required for transmission as RF signals through the DA 143 and the PA 144 and then transmitted wirelessly through the antenna 148.
  • FIG. 3 is a circuit diagram illustrating the notch filter of the semiconductor device according to an example embodiment of the inventive concepts.
  • Referring to FIG. 3, the notch filter 142 of the semiconductor device 100 according to an example embodiment of the inventive concepts may be disposed between the mixers 141 a and 141 b and the DA 143. However, the inventive concepts are not limited thereto, and the arrangement of the notch filter 142 may vary depending on the specific purpose of implementing the semiconductor device 100.
  • The notch filter 142 resonates at a fundamental frequency to provide a higher impedance and resonates at a notch frequency different from the fundamental frequency to provide a lower impedance. In some example embodiments of the inventive concepts, the notch frequency may include a third harmonic frequency.
  • Specifically, the notch filter 142 may include a first inductor L1, a second inductor L2 connected in parallel with the first inductor L1, a first capacitor C1 connected in series with the first inductor L1 at one end of the first inductor L1 and a second capacitor C2 connected in series with the first inductor L1 at the other end of the first inductor L1. A first node N1 may connect to the mixer 141 a and the DA 143. A second node N2 may connect the mixer 141 b and the DA 143. The second inductor L2 may be connected between the first node N1 and the second node N2. The a first capacitor C1 connected in series with the first inductor L1 and the second capacitor C2 may be connected between the first node N1 and the second node N2.
  • The first inductor L1 and the second inductor L2 connected in parallel with each other resonate at the fundamental frequency to provide a higher impedance as a mixer load. On the other hand, the first inductor L1, the first capacitor C1 and the second capacitor C2 connected in series with each other resonate at the notch frequency to provide a lower impedance for removing the third harmonic frequency.
  • Accordingly, the notch filter 142 can simultaneously tune the fundamental frequency and the notch frequency, i.e., the third harmonic frequency, by the first capacitor C1 and the second capacitor C2.
  • FIG. 4 is a circuit diagram showing an equivalent circuit corresponding to the notch filter of the semiconductor device according to an example embodiment of the inventive concepts. FIG. 5 is a diagram explaining an operation of the notch filter of the semiconductor device according to an example embodiment of the inventive concepts.
  • Referring to FIGS. 4 and 5, an equivalent circuit corresponding to the notch filter 142 of the semiconductor device 100 according to an example embodiment of the inventive concepts may be represented as shown in FIG. 4.
  • In FIG. 4, Lp represents a first stage inductance, Ls represents a second stage inductance, and Lm represents a mutual inductance between the first stage inductance and the second stage inductance.
  • In this case, when only the upper half of the equivalent circuit shown in FIG. 4 is taken into consideration, that is, when Lm is replaced with 0.5 Lm (Lc), a load impedance is expressed by the following equation (1).
  • jw ( L s + L c ) - jw 3 C ( L s L c + L s L p + L p L c ) 1 - w 2 C ( L s + L p ) ( 1 )
  • From the equation (1), a pole frequency and a zero frequency are expressed by the following equations (2) and (3), respectively.
  • fpole = 1 ( L s + L p ) C ( 2 ) fzero = L c + L s ( L s L c + L s L p + L p L c ) C ( 3 )
  • From the equations (2) and (3), the following equation (4) can be derived.
  • fzero fpole = ( L s + L p ) ( L c + L s ) ( L s L c + L s L p + L p L c ) ( 4 )
  • In the equation (4), a ratio of the zero frequency 3flo (third harmonic frequency) to the pole frequency flo (fundamental frequency) is independent of tuning the capacitor and is determined solely by the transformer itself. Therefore, if the transformer is designed to satisfy
  • ( L s + L p ) ( L c + L s ) ( L s L c + L s L p + L p L c ) = 3 ,
  • the pole frequency flo and the zero frequency 3flo can be tuned simultaneously.
  • FIG. 5 shows a frequency response of the notch filter 142 described above.
  • FIG. 6 is a block diagram illustrating a transmitter of a semiconductor device according to another example embodiment of the inventive concepts.
  • Referring to FIG. 6, the transmitter 130 of the semiconductor device according to another example embodiment of the inventive concepts includes the low- pass filters 132 a and 132 b, the amplifiers 134 a and 134 b, resistors 145 and 146, the mixers 141 a and 141 b, the notch filter 142, the drive amplifier (DA) 143, the power amplifier (PA) 144 and the antenna 148. The transmitter 130 may further include the phase locked loop (PLL) 192 and the LO signal generator 190 for generating LO signals to be provided to the mixers 141 a and 141 b.
  • This example embodiment is different from the example embodiment of FIG. 2 in that resistors 145 and 146 are additionally disposed at the front ends of the mixers 141 a and 141 b.
  • That is, the I analog signal and the Q analog signal that have passed through the low- pass filters 132 a and 132 b pass through the amplifiers 134 a and 134 b, respectively, and then are outputted as an I baseband signal and a Q baseband signal. The I baseband signal and the Q baseband signal are transmitted to the mixers 141 a and 141 b through the resistors 145 and 146, respectively.
  • The mixer 141 a upconverts the I baseband signal that has passed through the resistor 145 using a first TX LO signal generated from the LO signal generator 190, and the mixer 141 b upconverts the Q baseband signal that has passed through the resistor 146 using a second TX LO signal generated from the LO signal generator 190.
  • Thereafter, the notch filter 142 receives the signals upconverted by the mixers 141 a and 141 b and filters notch frequency components.
  • The resistors 145 and 146 have values lower than the higher impedance at which the notch filter 142 resonates at the fundamental frequency. In particular, the values of the resistors 145 and 146 are negligible in the operation in which the notch filter 142 resonates at the fundamental frequency.
  • On the other hand, the resistors 145 and 146 have values higher than the lower impedance at which the notch filter 142 resonates at the notch frequency. Accordingly, the resistors 145 and 146 serve as current sources for the mixers 141 a and 141 b, which makes it possible to more effectively reduce or remove the notch frequency (i.e., the third harmonic frequency) components.
  • FIG. 7 is a circuit diagram illustrating the notch filter of the semiconductor device according to another example embodiment of the inventive concepts.
  • Referring to FIG. 7, the notch filter 142 of the semiconductor device 100 according to another example embodiment of the inventive concepts may be disposed between the mixers 141 a and 141 b and the DA 143. Further, resistors 145 a and 145 b are disposed at an input terminal of the mixer 141 a and resistors 146 a and 146 b may be disposed at an input terminal of the mixer 141 b. However, the inventive concepts are not limited thereto, and the arrangement of the notch filter 142 may vary depending on the specific purpose of implementing the semiconductor device 100.
  • The notch filter 142 resonates at a fundamental frequency to provide a higher impedance and resonates at a notch frequency different from the fundamental frequency to provide a lower impedance. In some example embodiments of the inventive concepts, the notch frequency may include a third harmonic frequency.
  • The first inductor L1 and the second inductor L2 connected in parallel with each other resonate at the fundamental frequency to provide a higher impedance as a mixer load. On the other hand, the first inductor L1, the first capacitor C1 and the second capacitor C2 connected in series with each other resonate at the notch frequency to provide a lower impedance for removing the third harmonic frequency.
  • As described above, the resistors 145 and 146 have values lower than the higher impedance at which the notch filter 142 resonates at the fundamental frequency. On the other hand, the resistors 145 and 146 have values higher than the lower impedance at which the notch filter 142 resonates at the notch frequency.
  • Therefore, the notch filter 142 can simultaneously tune the fundamental frequency and the notch frequency, i.e., the third harmonic frequency, by means of the first capacitor C1 and the second capacitor C2, and can also more effectively reduce or remove the third harmonic frequency components.
  • FIG. 8 is a flowchart illustrating an operating method of the semiconductor device according to an example embodiment of the inventive concepts.
  • Referring to FIG. 8, an operating method of the semiconductor device according to an example embodiment of the inventive concepts includes providing upconverted baseband signals using LO signals (S801), and tuning the fundamental frequency components and the notch frequency components in the upconverted signals at the same time by using the notch filter 142 (S803).
  • The notch filter 142 operates as described above, and a redundant description is omitted.
  • The operating method of the semiconductor device according to an example embodiment of the inventive concepts may further include amplifying the signals outputted from the notch filter 142 and providing transmit RF signals (S805).
  • According to various example embodiments of the inventive concepts as described above, the notch filter 142 can simultaneously tune the fundamental frequency and the notch frequency, i.e., the third harmonic frequency, and can also more effectively remove the third harmonic frequency components.
  • Although the preferred embodiments of the inventive concepts have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the inventive concepts as disclosed in the accompanying claims.

Claims (20)

1. A semiconductor device comprising:
a mixer configured to upconvert a baseband signal using a local oscillator (LO) signal; and
a notch filter configured to receive the upconverted signal from the mixer and filter notch frequency components, the notch filter further configured to resonate at a fundamental frequency to provide a higher impedance and resonate at a notch frequency different from the fundamental frequency to provide a lower impedance,
wherein the notch filter includes a first inductor, a second inductor connected in parallel with the first inductor, a first capacitor connected in series with the first inductor at a first end of the first inductor, and a second capacitor connected in series with the first inductor at a second end of the first inductor, and
the fundamental frequency and the notch frequency are simultaneously tuned by the first capacitor and the second capacitor.
2. (canceled)
3. The semiconductor device of claim 1, wherein the first inductor and the second inductor are configured to resonate at the fundamental frequency to provide the higher impedance.
4. The semiconductor device of claim 1, wherein the first inductor, the first capacitor and the second capacitor are configured to resonate at the notch frequency to provide the lower impedance.
5. The semiconductor device of claim 1, further comprising at least one resistor at an input terminal of the mixer, the at least one resistor is configured to pass the baseband signal.
6. The semiconductor device of claim 1, wherein the notch frequency includes a third harmonic frequency.
7. The semiconductor device of claim 1, further comprising a power amplifier (PA) configured to amplify a signal outputted from the notch filter and provide a transmit RF signal.
8. The semiconductor device of claim 7, further comprising a driver amplifier (DA) between the notch filter and the PA, the DA configured to drive the PA.
9. A semiconductor device comprising:
a mixer configured to upconvert a baseband signal using a local oscillator (LO) signal;
at least one resistor at an input terminal of the mixer and through which the baseband signal passes; and
a notch filter configured to receive the upconverted signal from the mixer and filter notch frequency components, the notch filter further configured to resonate at a fundamental frequency to provide a higher impedance and resonate at a notch frequency different from the fundamental frequency to provide a lower impedance, the at least one resistor has a value lower than the higher impedance and higher than the lower impedance.
10. The semiconductor device of claim 9, wherein the notch filter includes a first inductor, a second inductor connected in parallel with the first inductor, a first capacitor connected in series with the first inductor at a first end of the first inductor, and a second capacitor connected in series with the first inductor at a second end of the first inductor.
11. The semiconductor device of claim 10, wherein the first inductor and the second inductor are configured to resonate at the fundamental frequency to provide the higher impedance.
12. The semiconductor device of claim 10, wherein the first inductor, the first capacitor and the second capacitor are configured to resonate at the notch frequency to provide the lower impedance.
13. The semiconductor device of claim 9, wherein the notch frequency includes a third harmonic frequency.
14. The semiconductor device of claim 9, further comprising a power amplifier (PA) configured to amplify a signal outputted from the notch filter and provide a transmit RF signal.
15. The semiconductor device of claim 14, further comprising a driver amplifier (DA) between the notch filter and the PA, the DA configured to drive the PA.
16. A notch filter comprising:
a first capacitor;
a first inductor;
a second capacitor, connected in series with the first inductor and the first capacitor between a first node and a second node, the first and second capacitors being configured to resonate together at a notch frequency to reduce a third harmonic of upconverted first and second baseband signals received at the first and second nodes, respectively; and
a second inductor connected between the first node and the second node in parallel with the first inductor, the first and second inductors being configured to resonate together at a fundamental frequency to provide a higher impedance at the fundamental frequency, wherein
the fundamental frequency and the notch frequency are simultaneously tuned by the first capacitor and the second capacitor.
17. A semiconductor device comprising:
the notch filter of claim 16; and
a first and a second mixer configured to upconvert the first and the second baseband signal respectively based on a first and a second local oscillator signal respectively, the first and second inductors configured to resonate together at the fundamental frequency to provide the higher impedance as a mixer load.
18. The semiconductor device of claim 17 further comprising:
a first and second lower pass filter configured to receive a first and a second analog signal respectively and output the first and the second baseband signal respectively; and
a first and a second amplifier configured to amplify the first and the second baseband signal respectively.
19. The semiconductor device of claim 18 further comprising:
a first and a second resistor connected between the first and the second amplifier and the first and the second mixer, respectively.
20. A semiconductor device comprising:
the notch filter of claim 16;
a power amplifier configured to amplify a signal output from the notch filter and provide a transmit RF signal; and
a driver amplifier configured to drive the power amplifier.
US15/584,116 2016-10-31 2017-05-02 Semiconductor device and operating method thereof Active US9960795B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020160143059A KR102547294B1 (en) 2016-10-31 2016-10-31 Semiconductor device and operating method thereof
KR10-2016-0143059 2016-10-31

Publications (2)

Publication Number Publication Date
US9960795B1 US9960795B1 (en) 2018-05-01
US20180123623A1 true US20180123623A1 (en) 2018-05-03

Family

ID=62013822

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/584,116 Active US9960795B1 (en) 2016-10-31 2017-05-02 Semiconductor device and operating method thereof

Country Status (2)

Country Link
US (1) US9960795B1 (en)
KR (1) KR102547294B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10901248B1 (en) * 2019-10-16 2021-01-26 Himax Technologies Limited Voltage amplifier circuit and associated amplifying method for flexible waveform adjustment

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10177714B1 (en) * 2017-10-25 2019-01-08 Nxp Usa, Inc. Multiple-resonator circuits and devices
CN112712776B (en) * 2019-10-24 2022-04-26 奇景光电股份有限公司 Voltage amplifying circuit and related voltage method
US11616517B2 (en) * 2020-02-19 2023-03-28 Qualcomm Incorporated Multiband transmitter
US11909368B2 (en) * 2020-12-18 2024-02-20 Qualcomm Incorporated Dual mode notch filter
KR20220157736A (en) 2021-05-21 2022-11-29 삼성전자주식회사 Passive mixer including llc filter and rf transmitting circuit comprising passive mixer
US11689227B1 (en) * 2021-12-03 2023-06-27 Hangzhou Geo-Chip Technology Co., Ltd. Broadband power amplifier device and transmitter

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2136468B1 (en) 2004-03-12 2012-06-13 RF Magic, Inc. Harmonic suppression mixer and tuner
US7683733B2 (en) 2008-02-04 2010-03-23 Freescale Semiconductor, Inc. Balun transformer with improved harmonic suppression
KR101714507B1 (en) * 2008-05-22 2017-03-09 삼성전자주식회사 Receive circuit and method for operating balun circuit and notch filter
US8655299B2 (en) 2010-06-03 2014-02-18 Broadcom Corporation Saw-less receiver with RF frequency translated BPF
US8493126B2 (en) 2010-07-15 2013-07-23 Qualcomm Incorporated Wideband balun having a single primary and multiple secondaries
EP2549645A1 (en) 2011-07-21 2013-01-23 Telefonaktiebolaget LM Ericsson (publ) Transformer filter arrangement
US8704582B2 (en) 2012-03-30 2014-04-22 Mediatek Singapore Pte. Ltd. High linearity mixer using a 33% duty cycle clock for unwanted harmonic suppression
GB2491022B (en) 2012-05-15 2013-05-01 Renesas Mobile Corp Filter circuitry
JP6084030B2 (en) * 2012-12-27 2017-02-22 ルネサスエレクトロニクス株式会社 Semiconductor device and filter circuit adjustment method
US9294046B2 (en) 2013-03-15 2016-03-22 Rf Micro Devices (Cayman Islands), Ltd. RF power amplifier with PM feedback linearization
US9166731B2 (en) 2013-05-23 2015-10-20 Qualcomm Incorporated Transformer with integrated notch filter
US9425835B2 (en) 2013-08-09 2016-08-23 Broadcom Corporation Transmitter with reduced counter-intermodulation
US9071197B2 (en) * 2013-09-27 2015-06-30 Qualcomm Incorporated Harmonic rejective passive up converter
US9350396B2 (en) 2014-03-26 2016-05-24 Marvell World Trade Ltd. Systems and methods for reducing signal distortion in wireless communication

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10901248B1 (en) * 2019-10-16 2021-01-26 Himax Technologies Limited Voltage amplifier circuit and associated amplifying method for flexible waveform adjustment

Also Published As

Publication number Publication date
KR102547294B1 (en) 2023-06-22
KR20180047206A (en) 2018-05-10
US9960795B1 (en) 2018-05-01

Similar Documents

Publication Publication Date Title
US9960795B1 (en) Semiconductor device and operating method thereof
US20220029587A1 (en) Low noise amplifier circuit
CN102332931B (en) Front end module with compensating duplexer
US10305533B2 (en) Semiconductor device
US8244194B2 (en) Narrow-band tunable radio frequency (RF) power amplifiers and related methods
US8736392B2 (en) Transformer-based CMOS oscillators
EP2005623B1 (en) System and method for zero intermediate frequency filtering of information communicated in wireless networks
KR101398375B1 (en) Low-pass filter design
US10951190B2 (en) On-chip harmonic filtering for radio frequency (RF) communications
US9294061B2 (en) Low power, low out-of-band harmonic content radio
US9634622B2 (en) Wireless communication device, method and power amplifier of the same
US8521221B2 (en) Dual mode RF transceiver and receiving method of the same
EP3228004B1 (en) Quadrature signal generator, beamforming arrangement, communication device and base station
CN109075747B (en) Amplifier with a high-frequency amplifier
US9313053B2 (en) Filter circuitry
US10326491B2 (en) Transceiving device
US8428545B1 (en) Filter circuitry
US7071790B2 (en) Method and system for a differential switched capacitor array for a voltage controlled oscillator (VCO) or a local oscillator (LO) buffer
US7403075B2 (en) Ultra wide band signal generator
JP2007525877A (en) Direct conversion RF front-end transceiver and its components
JP4176606B2 (en) High frequency receiver using grounded emitter circuit.
US7221916B2 (en) Signal enhancement device for phase lock loop oscillator
US9608741B2 (en) Electronic apparatus for use in a communication system
US8688063B2 (en) Signal converting apparatus and receiving apparatus for supporting concurrent dual bands in wireless communication system
EP2141806A1 (en) System for automatic tuning of an analogue filter

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, QING;KWON, DAE HYUN;CHANGHSIANG, HUI;REEL/FRAME:042211/0989

Effective date: 20170403

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4