US20180097138A1 - Type iv semiconductor based high voltage laterally stacked multijunction photovoltaic cell - Google Patents
Type iv semiconductor based high voltage laterally stacked multijunction photovoltaic cell Download PDFInfo
- Publication number
- US20180097138A1 US20180097138A1 US15/285,913 US201615285913A US2018097138A1 US 20180097138 A1 US20180097138 A1 US 20180097138A1 US 201615285913 A US201615285913 A US 201615285913A US 2018097138 A1 US2018097138 A1 US 2018097138A1
- Authority
- US
- United States
- Prior art keywords
- type
- regions
- semiconductor
- soi substrate
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 210
- 239000002019 doping agent Substances 0.000 claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 61
- 238000000034 method Methods 0.000 claims abstract description 48
- 239000000463 material Substances 0.000 claims description 92
- 238000011065 in-situ storage Methods 0.000 claims description 39
- 230000008021 deposition Effects 0.000 claims description 15
- 239000012212 insulator Substances 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 7
- 238000000059 patterning Methods 0.000 claims description 4
- 108091006149 Electron carriers Proteins 0.000 claims 1
- 239000000969 carrier Substances 0.000 claims 1
- 238000000151 deposition Methods 0.000 description 15
- 150000002500 ions Chemical class 0.000 description 14
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 238000005468 ion implantation Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910052732 germanium Inorganic materials 0.000 description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 4
- 238000005137 deposition process Methods 0.000 description 4
- -1 i.e. Substances 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 125000001495 ethyl group Chemical group [H]C([H])([H])C([H])([H])* 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- YWWDBCBWQNCYNR-UHFFFAOYSA-N trimethylphosphine Chemical compound CP(C)C YWWDBCBWQNCYNR-UHFFFAOYSA-N 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000927 Ge alloy Inorganic materials 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- 229910000676 Si alloy Inorganic materials 0.000 description 2
- 229910003811 SiGeC Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- UORVGPXVDQYIDP-UHFFFAOYSA-N borane Chemical compound B UORVGPXVDQYIDP-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- YOTZYFSGUCFUKA-UHFFFAOYSA-N dimethylphosphine Chemical compound CPC YOTZYFSGUCFUKA-UHFFFAOYSA-N 0.000 description 2
- 239000003574 free electron Substances 0.000 description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 2
- 229910003465 moissanite Inorganic materials 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 239000002998 adhesive polymer Substances 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910000070 arsenic hydride Inorganic materials 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 229910000085 borane Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 125000000484 butyl group Chemical group [H]C([*])([H])C([H])([H])C([H])([H])C([H])([H])[H] 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- OXTURSYJKMYFLT-UHFFFAOYSA-N dichlorogermane Chemical compound Cl[GeH2]Cl OXTURSYJKMYFLT-UHFFFAOYSA-N 0.000 description 1
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 1
- VZZJVOCVAZHETD-UHFFFAOYSA-N diethylphosphane Chemical compound CCPCC VZZJVOCVAZHETD-UHFFFAOYSA-N 0.000 description 1
- VXGHASBVNMHGDI-UHFFFAOYSA-N digermane Chemical compound [Ge][Ge] VXGHASBVNMHGDI-UHFFFAOYSA-N 0.000 description 1
- UCMVNBCLTOOHMN-UHFFFAOYSA-N dimethyl(silyl)silane Chemical compound C[SiH](C)[SiH3] UCMVNBCLTOOHMN-UHFFFAOYSA-N 0.000 description 1
- UBHZUDXTHNMNLD-UHFFFAOYSA-N dimethylsilane Chemical compound C[SiH2]C UBHZUDXTHNMNLD-UHFFFAOYSA-N 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- KCWYOFZQRFCIIE-UHFFFAOYSA-N ethylsilane Chemical compound CC[SiH3] KCWYOFZQRFCIIE-UHFFFAOYSA-N 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- NEXSMEBSBIABKL-UHFFFAOYSA-N hexamethyldisilane Chemical compound C[Si](C)(C)[Si](C)(C)C NEXSMEBSBIABKL-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000010329 laser etching Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000007734 materials engineering Methods 0.000 description 1
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 1
- IQCYANORSDPPDT-UHFFFAOYSA-N methyl(silyl)silane Chemical compound C[SiH2][SiH3] IQCYANORSDPPDT-UHFFFAOYSA-N 0.000 description 1
- UIUXUFNYAYAMOE-UHFFFAOYSA-N methylsilane Chemical compound [SiH3]C UIUXUFNYAYAMOE-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 125000001436 propyl group Chemical group [H]C([*])([H])C([H])([H])C([H])([H])[H] 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- IEXRMSFAVATTJX-UHFFFAOYSA-N tetrachlorogermane Chemical compound Cl[Ge](Cl)(Cl)Cl IEXRMSFAVATTJX-UHFFFAOYSA-N 0.000 description 1
- LXEXBJXDGVGRAR-UHFFFAOYSA-N trichloro(trichlorosilyl)silane Chemical compound Cl[Si](Cl)(Cl)[Si](Cl)(Cl)Cl LXEXBJXDGVGRAR-UHFFFAOYSA-N 0.000 description 1
- MUDDKLJPADVVKF-UHFFFAOYSA-N trichlorogermane Chemical compound Cl[GeH](Cl)Cl MUDDKLJPADVVKF-UHFFFAOYSA-N 0.000 description 1
- ZDHXKXAHOVTTAH-UHFFFAOYSA-N trichlorosilane Chemical compound Cl[SiH](Cl)Cl ZDHXKXAHOVTTAH-UHFFFAOYSA-N 0.000 description 1
- 239000005052 trichlorosilane Substances 0.000 description 1
- RXJKFRMDXUJTEX-UHFFFAOYSA-N triethylphosphine Chemical compound CCP(CC)CC RXJKFRMDXUJTEX-UHFFFAOYSA-N 0.000 description 1
- VEDJZFSRVVQBIL-UHFFFAOYSA-N trisilane Chemical compound [SiH3][SiH2][SiH3] VEDJZFSRVVQBIL-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/075—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PIN type
- H01L31/076—Multiple junction or tandem solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022433—Particular geometry of the grid contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/028—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/03529—Shape of the potential jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0687—Multiple junction or tandem solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/544—Solar cells from Group III-V materials
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/548—Amorphous silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present disclosure relates to photovoltaic devices, and more particularly to photovoltaic devices including type IV semiconductor materials.
- a photovoltaic device is a device that converts the energy of incident photons to electromotive force (e.m.f.).
- Typical photovoltaic devices include solar cells, which are configured to convert the energy in the electromagnetic radiation from the sun to electric energy.
- Multi-junction solar cells comprising compound semiconductors may be employed for power generation in space due to their high efficiency and radiation stability.
- a method of forming a photovoltaic device includes providing a semiconductor on insulator (SOI) substrate; ion implanting a first conductivity type dopant into first regions of the semiconductor layer of the SOI substrate, wherein the first regions are separated by a first pitch; and ion implanting a second conductivity type dopant into second regions of the semiconductor layer of the SOI substrate, wherein the second regions are separated by a second pitch.
- SOI semiconductor on insulator
- a method of forming a photovoltaic device includes providing a semiconductor on insulator (SOI) substrate; and etching a plurality of openings through a semiconductor layer of the SOI substrate to a buried oxide layer of the SOI substrate.
- the method may continue with forming a first conductivity type doped semiconductor material on sidewalls of the semiconductor layer exposed by the plurality of openings.
- a second conductivity type doped semiconductor material is formed on sidewalls of the first conductivity type doped semiconductor material to provide p-n junctions; and intrinsic semiconductor material is formed filling a remainder of the plurality of openings.
- the adjacent p-n junctions are separated by the intrinsic semiconductor material to provide P-I-N cells that are horizontally oriented.
- a photovoltaic device in another aspect of the present disclosure, includes a semiconductor on insulator (SOI) substrate; n-type doped regions extending from an upper surface of the semiconductor layer of the SOI substrate to a buried oxide layer of the SOI substrate in a first plurality of regions in the SOI substrate; and p-type doped regions extending from the upper surface of the semiconductor layer of the SOI layer to a buried oxide layer on the SOI substrate in a second plurality of regions in the SOI substrate.
- One of each of the first and second plurality of n-type and p-type regions are adjacent to one another to provide a plurality of P-N junctions.
- An intrinsic semiconductor material is present between the first and second plurality of regions in the SOI substrate separating adjacent P-N junctions to provide P-I-N cells that are horizontally oriented.
- FIG. 1 is a side cross-sectional view depicting one embodiment of a type IV semiconductor based laterally stacked multi-junction photovoltaic cell, in accordance with one embodiment of the present disclosure.
- FIG. 2 is a side cross-sectional view of a semiconductor on insulator (SOI) substrate, as used in one embodiment of the present disclosure.
- SOI semiconductor on insulator
- FIG. 3 is a side cross-sectional view depicting one embodiment of ion implanting a first conductivity type dopant into first regions of the semiconductor layer of the SOI substrate, wherein the first regions are separated by a first pitch.
- FIG. 4 is a side cross-sectional view depicting one embodiment of ion implanting a second conductivity type dopant into second regions of the semiconductor layer of the SOI substrate, wherein the second regions are separated by a second pitch.
- FIG. 5 is a side cross-sectional view depicting another embodiment of a type IV semiconductor based laterally stacked multi-junction photovoltaic cell, in which the p-n junctions are produced by epitaxially formed in situ doped semiconductor materials, in accordance with one embodiment of the present disclosure.
- FIG. 6 is a side cross-sectional view depicting one embodiment of patterning the semiconductor layer of an SOI substrate to provide a plurality of openings to a buried dielectric layer.
- FIG. 7 is a side cross-sectional view depicting forming a first conductivity type doped semiconductor material on sidewalls of the semiconductor layer exposed by the plurality of openings, in accordance with one embodiment of the present disclosure.
- FIG. 8 is a side cross-sectional view depicting forming a second conductivity type doped semiconductor material on sidewalls of the first conductivity type doped semiconductor material to provide p-n junctions.
- FIG. 9 is a side cross-sectional view depicting forming intrinsic semiconductor material filling a remainder of the plurality of openings, wherein the adjacent p-n junctions are separated by the intrinsic semiconductor material to provide P-I-N cells that are horizontally oriented.
- references in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the invention, as it is oriented in the drawing figures.
- the terms “overlying”, “atop”, “positioned on” or “positioned atop” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element.
- the term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- the present disclosure provides a horizontally orientated multi-junction photovoltaic device, such as a solar cell, and a method of forming the same.
- a “photovoltaic device” is a device, such as a solar cell, that produces free electrons and/or vacancies, i.e., holes, when exposed to radiation, such as light, and results in the production of an electric current.
- a multi-junction photovoltaic device typically includes a multiple junctions of a semiconductor layer of a p-type conductivity that shares an interface with a semiconductor layer of an n-type conductivity, in which the interface provides an electrical junction.
- the voltage requirements can be met by a multi-junction photovoltaic cells, as depicted in FIG. 1 .
- the voltage requirements for a photovoltaic device of this type may require between 2 volts and 3 volts to drive light emitting diodes (LEDs) for communication applications.
- the voltage requirements to write and read memory cells may range from 2 volts to 3 . 5 volts.
- the photovoltaic devices may need to provide 3 . 5 volts to charge a battery.
- the photovoltaic device 100 depicted in FIG. 1 may be composed of a type IV semiconductor, in which the junctions that provide the p-n junctions 50 of the photovoltaic cell are provided by ion implantation.
- the photovoltaic device 100 may be formed in the semiconductor layer 4 of a semiconductor on insulator (SOI) substrate 1 , in the semiconductor layer 4 is directly atop a dielectric layer 3 .
- a base semiconductor substrate 2 may be present underlying the dielectric layer 3 , in which the base semiconductor substrate 2 is composed of a semiconductor material that is the same as or different from the type IV semiconductor material that provides the semiconductor layer 4 .
- type IV semiconductor it is meant that the semiconductor material includes at least one element from Group IVA (i.e., Group 14) of the Periodic Table of Elements.
- type IV semiconductor materials that are suitable for the fin structure include silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon doped with carbon (Si:C), silicon germanium doped with carbon (SiGe:C) and a combination thereof.
- the p-n junctions 50 formed in the type IV semiconductor substrate are provided by ion implanting p-type or n-type dopants into specified and separate portions of the substrate using ion implantation and masking methods.
- p-type refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons.
- examples of n-type dopants, i.e., impurities include but are not limited to: boron, aluminum, gallium and indium.
- n-type refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor.
- examples of n-type dopants, i.e., impurities include but are not limited to antimony, arsenic and phosphorous.
- a first conductivity type dopant region 5 e.g., n-type dopant region (hereafter referred to as an n-type conductivity dopant region 5 )
- a second conductivity type dopant region 6 e.g., p-type dopant region (hereafter referred to as a p-type conductivity dopant region 6 ) is formed in a second region of the semiconductor layer 4 also using ion implantation, in which the first and second regions of the semiconductor layer 4 are abutting one another.
- the dopant that provides the conductivity type for the n-type and p-type dopants for doping the first and second conductivity regions 5 , 6 are implanted so that the dopant regions extend to a depth that contacts the buried dielectric layer 3 .
- the n-type and p-type dopants are doped to extend from the upper surface of the semiconductor layer 4 to the base surface of the semiconductor layer 4 that interfaces with the buried dielectric layer 3 .
- the p-type dopant that provides the p-type conductivity dopant region 6 is present in a concentration ranging from 1 ⁇ 10 9 atoms/cm 3 to 1 ⁇ 10 2 ° atoms/cm 3 . In another embodiment, the p-type dopant that provides the p-type conductivity dopant region 6 is present in a concentration ranging from 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 18 atoms/cm 3 .
- the n-type dopant that provides the n-type conductivity dopant region 5 is present in a concentration ranging from 1 ⁇ 10 9 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
- the n-type dopant is present in a concentration ranging from 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 18 atoms/cm 3 .
- the width W 1 of each of the n-type dopant conductivity region 4 , and the p-type dopant conductivity region 5 may range from 100 nm to 5 micron. In another example, the width W 1 of each of the n-type and p-type dopant conductivity regions 5 may range from 500 nm to 1 micron.
- an intrinsic semiconductor layer 4 ′ the portion of the semiconductor layer 4 ′ that is not implanted with an n-type or p-type dopant that separates adjacent p-n junctions 50 from one another may be referred to an intrinsic semiconductor layer 4 ′.
- An “intrinsic semiconductor”, also called an undoped semiconductor or i-type semiconductor, is a pure semiconductor without any significant dopant species present. The number of charge carriers is therefore determined by the properties of the material itself instead of the amount of impurities. For example, in intrinsic semiconductors the number of excited electrons and the number of holes are equal: n p.
- the width W 2 of each of the intrinsic semiconductor layer 4 ′ separating the n-type and p-type conductivity doped regions 5 , 6 may range from 1 micron to 100 micron. In another embodiment, the width W 2 of the intrinsic semiconductor material may range from 5 microns to 25 microns.
- the orientation of the sequence of the n-type doped conductivity region 5 , the p-type doped conductivity region 6 and the instinsic semiconductor layer 4 ′ is horizontally orientated. This means that the direction D 1 in which the material stack changes from n-type doped conductivity regions 5 , p-type doped conductivity region 6 and intrinsic semiconductor layer 4 ′ is parrallel with the plane defined by the upper surface of the dielectric layer 3 , as depicted in FIG. 1
- FIG. 1 depicts a structure including four p-n junctions 50
- the present disclosure is not limited to only this embodiment.
- the number of p-n junctions may be equal to 2, 5, 10, 15 and 20 etc.
- the number of p-n junctions may also be any number within a range having a lower limit and an upper limit equal to one of the aforementioned values.
- the semiconductor layer 4 including the p-n junctions 50 and the intrinsic semiconductor layer 4 ′ is patterned to provide a width W 3 ranging from 10 microns to 100 microns. In some embodiments, the semiconductor layer 4 including the intrinsic semiconductor layer 4 ′ is patterned to provide a width W 3 ranging from 50 microns to 150 microns. In one example, the width W 3 is equal to 100 microns.
- the semiconductor layer 4 including the p-n junctions 50 and the intrinsic semiconductor layer 4 ′ may have a length dimension, i.e., the dimension traveling into and out of the page perpendicular to the width dimension W 3 , ranging from 10 microns to 100 microns. In another embodiment, the length dimension may range from 50 microns to 150 microns. In one example, the length dimension for the semiconductor layer 4 including the p-n junctions 50 and the intrinsic semiconductor layer 4 ′ is equal to 100 microns.
- the geometry defined by the width W 3 and length dimensions for the semiconductor layer 4 including the p-n junctions 50 may be square, but in some embodiments can be rectangular or have other multi-sided geometries.
- the photovoltaic device 100 may also include metal containing electrodes 7 .
- One of the metal containing electrodes 7 may be in direct contact with a n-type conductivity doped region 5 and an opposing second metal containing electrode 7 may be in direct contact with a p-type conductivity doped region 6 .
- the metal containing electrodes 7 may be composed of copper, aluminum, tungsten, gold, silver and combinations thereof.
- FIG. 2 depicts one embodiment of a semiconductor on insulator (SOI) substrate 1 .
- the SOI substrate 1 may include at least one SOI layer 4 , i.e., semiconductor on insulator (SOI) layer 4 (also referred to as semiconductor layer 4 ), overlying a buried dielectric layer 3 , wherein the SOI layer 4 has a thickness of ⁇ 0.5 ⁇ m to ⁇ 2 ⁇ m.
- a base semiconductor layer 2 may be present underlying the buried dielectric layer 3 .
- the SOI layer 4 and the base semiconductor layer 2 may be composed of the same or a different semiconductor material.
- the semiconductor material that provides the SOI layer 4 may be any semiconducting material including, but not limited to Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, and InP, or any combination thereof.
- the semiconductor material that provides the SOI layer 4 is silicon (Si).
- the base semiconductor layer 2 may be a semiconducting material including, but not limited to Si, strained Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, InP as well as other III/V and II/VI compound semiconductors.
- the buried dielectric layer 3 that may be present underlying the SOI layer 4 and atop the base semiconductor layer 2 may be formed by implanting a high-energy dopant into a bulk semiconductor substrate and then annealing the structure to form a buried dielectric layer 3 .
- the buried dielectric layer 3 may be deposited or grown prior to the formation of the SOI layer 4 .
- the SOI substrate 1 may be formed using wafer-bonding techniques, where a bonded wafer pair is formed utilizing glue, adhesive polymer, or direct bonding.
- FIG. 3 depicts one embodiment of ion implanting a first conductivity type dopant, e.g., n-type dopant, into first regions of the semiconductor layer 4 , i.e., SOI layer 4 , of the SOI substrate 1 , wherein the first regions are separated by a first pitch P 1 .
- the first region of the semiconductor layer 4 are implanted with n-type dopants to provide the n-type conductivity doped region 5 .
- Ion implantation is a materials engineering process by which ions of a material are accelerated in an electrical field and impacted into a solid. To provide that the ions that provide the n-type conductivity dopant region 5 are only implanted in the portions of the semiconductor layer 4 in which n-type conductivity doped region 5 is present, block masks may be formed.
- a first block mask (not shown) may be formed overlying the portion of the substrate 1 in which the n-type conductivity regions 5 , the p-type conductivity region 6 and the intrinsic semiconductor layer 4 ′ are to be positioned.
- the exposed portion of the substrate 1 that is not protected by the first block mask is ion implanted with n-type dopant to provide n-type doped conductivity regions 4 , while the remainder of the SOI layer 4 is protected by the first block mask. Thereafter, the first block mask is removed.
- the first pitch P 1 that is separating adjacent n-type doped conductivity regions 5 may range from ⁇ 100 nm to ⁇ 500 nm.
- FIG. 4 depicts one embodiment of ion implanting a second conductivity type dopant, e.g., p-type dopant, into second regions of the semiconductor layer 4 of the SOI substrate 1 , wherein the second regions are separated by a second pitch P 2 .
- This implant step provides the p-type conductivity dopant regions 6 that are present in regions of the SOI layer 4 that are abutting the n-type conductivity doped regions 5 to provide p-n junctions 50 .
- the p-type conductivity doped regions 6 may be formed using ion implantation in combination with block masks.
- a second block mask (not shown) may be formed overlying the portion of the substrate 1 , in which the n-type conductivity doped regions 5 , i.e., first conductivity type doped regions, are present.
- the portion of the semiconductor layer 4 that will not be doped to provide the intrinsic region separating the p-n junctions 50 will also be covered by the block mask.
- the exposed portion of the semiconductor layer 4 that is not covered by the second block mask is ion implanted to provide p-type doped conductivity type regions 6 , while the n-type doped conductivity type regions 5 and the intrinsic semiconductor layer 4 ′ are protected by the second block mask.
- the second P 2 that is separating adjacent p-type doped conductivity regions 6 may range from ⁇ 100 nm to ⁇ 500 nm.
- the block masks that provide the first and second block masks may comprise soft and/or hardmask materials and can be formed using deposition, photolithography and etching.
- the semiconductor layer 4 i.e., SOI layer 4 , including the n-type conductivity doped region 5 , the p-type conductivity doped region 6 and the intrinsic semiconductor layer 4 ′ is patterned to provide the dimensions of the photovoltaic device 100 .
- the semiconductor layer 4 may be patterned using photolithography and etch processes.
- a photoresist mask may be formed on the semiconductor layer by applying a photoresist layer, exposing the photoresist layer to a pattern of radiation, and then developing the pattern into the photoresist layer utilizing conventional resist developer.
- the block masks have a thickness ranging from 100 nm to 300 nm.
- the exposed potions of the semiconductor layer 4 may then be etched using an etch process, such as an anisotropic etch, e.g., reactive ion etch (RIE), or an isotropic etch, such as a wet chemical etch.
- RIE reactive ion etch
- the contacts 7 may be formed to the n-type conductivity doped regions 5 and the p-type conductivity doped regions 6 using deposition, photolithography and etching processes.
- a metal layer can be deposited using a physical vapor deposition (PVD) process.
- the PVD process may include plating, electroplating, electroless plating and combinations thereof.
- the final structure is depicted in FIG. 1 .
- FIG. 5 illustrates another embodiment of a photovoltaic device 200 of a type IV semiconductor based laterally stacked multi-junction photovoltaic cell, in which the p-n junctions 50 are produced from epitaxially formed in situ doped semiconductor materials 15 , 16 .
- the epitaxial formed in situ doped semiconductor materials 15 that provide the p-n junction of the device 200 depicted in FIG. 5 may each have the same width of their corresponding n-type conductivity dopant region 5 and p-type conductivity dopant region 6 that are formed using ion implantation in the device 100 depicted in FIG. 1 .
- FIG. 5 may each have a slightly lesser width than the n-type conductivity dopant region 5 and p-type conductivity dopant region 6 that are depicted in FIG. 1 . Because the photovoltaic device 200 that is depicted in FIG. 5 is similar to the photovoltaic device 100 that is depicted in FIG. 1 , each of the structures depicted in FIG. 5 having a similar reference number in FIG. 1 , may be described using the description of the structure having the same reference number for the photovoltaic device 100 depicted in FIG. 1 .
- the structure depicted in FIG. 5 may be formed using a method that includes etching a plurality of openings 10 through a semiconductor layer 4 of an SOI substrate 1 to a buried oxide layer 3 of the SOI substrate 2 ; forming a first conductivity type doped semiconductor material 15 on sidewalls of the semiconductor layer 4 exposed by the plurality of openings 10 ; forming a second conductivity type doped semiconductor material 16 on sidewalls of the first conductivity type doped semiconductor material 15 to provide p-n junctions 50 ; and forming intrinsic semiconductor material 8 filling a remainder of the plurality of openings 10 .
- the adjacent p-n junctions 50 are separated by the intrinsic semiconductor material 8 to provide P-I-N cells that are horizontally oriented.
- the plurality of openings 10 that are formed through the semiconductor layer 4 of the SOI substrate 5 may be provided by anisotropic etch processes, such as reactive ion etch.
- the portions of the SOI substrate 1 that are etched to provide the openings 10 may include the use of masks, such as photoresist soft masks, or hard masks.
- a dielectric layer 9 is formed atop the semiconductor layer 4 .
- the dielectric layer 9 may be an oxide, nitride or oxynitride containing dielectric that can be deposited using chemical vapor deposition (CVD).
- the dielectric layer 9 may be silicon nitride.
- the etch mask used for forming the openings 10 may then be formed on the upper surface of the dielectric layer 10 .
- the openings 10 may be formed in the dielectric layer 9 and the underlying semiconductor layer 4 using photolithography and etch method steps. For example, a pattern is produced by applying a photoresist to the surface to be etched; exposing the photoresist to a pattern of radiation; and then developing the pattern into the photoresist utilizing conventional resist developer. Once the patterning of the photoresist is completed, the sections of the dielectric layer covered by the photoresist are protected while the exposed regions are removed using a selective etching process that removes the unprotected regions.
- the etch process for forming the opening 10 may be an anisotropic etch, such as reactive ion etch (RIE), laser etching, and/or plasma etching. In other embodiments, the etch process for forming the openings 10 may be an isotropic etch, such as a wet chemical etch.
- the openings typically extend through an entirety of the semiconductor layer 4 providing an exposed semiconductor sidewall within the openings 10 .
- the etch process for forming the opening 10 typically exposes an upper surface of the buried dielectric layer 2 .
- the etch process for forming opening 10 may be selective to the buried dielectric layer 2 .
- FIG. 7 depicts forming a first conductivity type doped semiconductor material 15 on sidewalls of the semiconductor layer 4 exposed by the plurality of openings 10 .
- the first conductivity type doped semiconductor material 15 may be in situ doped and epitaxially formed.
- the first conductivity type doped semiconductor material 15 is hereafter referred to as a epitaxially formed in situ doped n-type semiconductor material 15 .
- “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface.
- the depositing atoms arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface.
- an epitaxial film deposited on a ⁇ 100 ⁇ crystal surface will take on a ⁇ 100 ⁇ orientation.
- the epitaxial growth process for forming the epitaxially formed in situ doped n-type semiconductor material 15 is selective to forming on semiconductor surfaces, and not forming on dielectric surfaces. Therefore, the epitaxially formed in situ doped n-type semiconductor material 15 will only form on the exposed sidewalls of the semiconductor layer 4 , but will not form on the exposed surface of the buried oxide layer 3 and the dielectric layer 9 .
- the epitaxially formed in situ doped n-type semiconductor material 15 will overlap a portion of the buried oxide layer 3 during lateral growth from the sidewall of the opening 10 provided by the etched surface of the semiconductor layer 4 , but there is no epitaxial relationship between the epitaxially formed in situ doped n-type semiconductor material 15 and the buried oxide layer 3 .
- the epitaxially formed in situ doped n-type semiconductor material 15 is a type IV semiconductor containing material layer.
- the epitaxially formed in situ doped n-type semiconductor material 15 may be composed of silicon (Si), germanium (Ge), silicon germanium (SiGe) and other semiconductor materials.
- the epitaxial deposition process may employ the deposition chamber of a chemical vapor deposition type apparatus, such as a PECVD apparatus. A number of different sources may be used for the epitaxial deposition of the in situ doped n-type semiconductor material 15 .
- the gas source for the deposition of an epitaxially formed in situ doped n-type semiconductor material 15 may include silicon (Si) deposited from silane, disilane, trisilane, tetrasilane, hexachlorodisilane, tetrachlorosilane, dichlorosilane, trichlorosilane, methylsilane, dimethylsilane, ethylsilane, methyldisilane, dimethyldisilane, hexamethyldisilane and combinations thereof.
- a germanium gas source may be selected from the group consisting of germane, digermane, halogermane, dichlorogermane, trichlorogermane, tetrachlorogermane and combinations thereof.
- the temperature for epitaxial silicon germanium deposition typically ranges from 450° C. to 900° C. Although higher temperature typically results in faster deposition, the faster deposition may result in crystal defects and film cracking.
- the in situ doped n-type semiconductor material 15 may be in situ doped with an n-type dopant.
- in-situ it is meant that the dopant that dictates the conductivity type of the in situ doped n-type semiconductor material 15 is introduced during the process step, e.g., epitaxial deposition, that forms the in situ doped n-type semiconductor material 15 .
- Alkylphosphines include trimethylphosphine ((CH 3 )3P), dimethylphosphine ((CH 3 ) 2 PH), triethylphosphine ((CH 3 CH 2 ) 3 P), diethylphosphine ((CH 3 CH 2 ) 2 PH) and combinations thereof.
- the dopant concentrations for the in situ doped n-type semiconductor material 15 may be similar to the dopant concentrations for the above described n-type conductivity dopant region 5 that is depicted in FIG. 1 .
- FIG. 8 depicts forming a second conductivity type doped semiconductor material 16 on sidewalls of the first conductivity type doped semiconductor material 15 to provide p-n junctions 50 .
- the second conductivity type doped semiconductor material 16 is hereafter referred to as in situ doped p-type semiconductor material 16 .
- the in situ doped p-type semiconductor material 16 is epitaxially formed using a selective deposition process, in which the epitaxial semiconductor material is only formed on semiconductor surfaces, such as the sidewalls of the in situ doped n-type semiconductor material, and is not formed on dielectric surfaces, such as the buried dielectric layer 3 and the dielectric layer 9 .
- the above described epitaxial process conditions for forming the in situ doped n-type semiconductor material 15 is equally applicable to forming the in situ doped p-type semiconductor material 16 with the exception of the in situ dopant.
- a p-type dopant such as borane and diborane gas, may be employed to in situ dope the in situ doped p-type semiconductor material 16 .
- FIG. 9 depicts forming intrinsic semiconductor material 8 filling a remainder of the plurality of openings 10 , wherein the adjacent p-n junctions are separated by the intrinsic semiconductor material 8 to provide P-I-N cells that are horizontally oriented.
- the intrinsic semiconductor material 8 may be composed of a type IV semiconductor, such as silicon and germanium.
- the intrinsic semiconductor material 8 may be epitaxially formed.
- the epitaxial deposition processes described for the in situ doped n-type semiconductor material 15 and the in situ doped p-type semiconductor material 16 are suitable for describing forming the intrinsic semiconductor material 8 with the exception that the epitaxial deposition process for forming the intrinsic semiconductor material 8 does not include an in situ doping gas to dope the intrinsic semiconductor material layer 8 with n-type or p-type dopants.
- the intrinsic semiconductor material 8 separates the in situ doped n-type semiconductor material 15 and the in situ doped p-type semiconductor material 16 from contacting each other outside of the junctions 50 . It is also noted that a remaining portion of the semiconductor layer 4 ′ also provides intrinsic semiconductor material that is positioned between at least some junctions 50 .
- the semiconductor layer 4 including the in situ doped n-type semiconductor material 15 , the in situ doped p-type semiconductor material 16 and intrinsic semiconductor material 8 , 4 ′ are patterned and etched to dictate the geometry of the photovoltaic device 200 .
- the pattern and etch steps have been described above for controlling the dimensions of the photovoltaic device 100 described with reference to FIGS. 1-4 .
- Metal contacts 7 are also formed to the p-n junctions 50 .
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) on ly, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
Abstract
Description
- The present disclosure relates to photovoltaic devices, and more particularly to photovoltaic devices including type IV semiconductor materials.
- A photovoltaic device is a device that converts the energy of incident photons to electromotive force (e.m.f.). Typical photovoltaic devices include solar cells, which are configured to convert the energy in the electromagnetic radiation from the sun to electric energy. Multi-junction solar cells comprising compound semiconductors may be employed for power generation in space due to their high efficiency and radiation stability.
- In one embodiment, a method of forming a photovoltaic device is described that includes providing a semiconductor on insulator (SOI) substrate; ion implanting a first conductivity type dopant into first regions of the semiconductor layer of the SOI substrate, wherein the first regions are separated by a first pitch; and ion implanting a second conductivity type dopant into second regions of the semiconductor layer of the SOI substrate, wherein the second regions are separated by a second pitch. Each second conductivity type implanted region of the second regions is in direct contact with first conductivity type implanted region of the first regions to provide a plurality of p-n junctions. Adjacent p-n junctions are separated by an intrinsic portion of the semiconductor layer to provide P-I-N cells that are horizontally oriented.
- In another embodiment, a method of forming a photovoltaic device is provided that includes providing a semiconductor on insulator (SOI) substrate; and etching a plurality of openings through a semiconductor layer of the SOI substrate to a buried oxide layer of the SOI substrate. The method may continue with forming a first conductivity type doped semiconductor material on sidewalls of the semiconductor layer exposed by the plurality of openings. Thereafter, a second conductivity type doped semiconductor material is formed on sidewalls of the first conductivity type doped semiconductor material to provide p-n junctions; and intrinsic semiconductor material is formed filling a remainder of the plurality of openings. The adjacent p-n junctions are separated by the intrinsic semiconductor material to provide P-I-N cells that are horizontally oriented.
- In another aspect of the present disclosure, a photovoltaic device is provided that includes a semiconductor on insulator (SOI) substrate; n-type doped regions extending from an upper surface of the semiconductor layer of the SOI substrate to a buried oxide layer of the SOI substrate in a first plurality of regions in the SOI substrate; and p-type doped regions extending from the upper surface of the semiconductor layer of the SOI layer to a buried oxide layer on the SOI substrate in a second plurality of regions in the SOI substrate. One of each of the first and second plurality of n-type and p-type regions are adjacent to one another to provide a plurality of P-N junctions. An intrinsic semiconductor material is present between the first and second plurality of regions in the SOI substrate separating adjacent P-N junctions to provide P-I-N cells that are horizontally oriented.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The following description will provide details of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a side cross-sectional view depicting one embodiment of a type IV semiconductor based laterally stacked multi-junction photovoltaic cell, in accordance with one embodiment of the present disclosure. -
FIG. 2 is a side cross-sectional view of a semiconductor on insulator (SOI) substrate, as used in one embodiment of the present disclosure. -
FIG. 3 is a side cross-sectional view depicting one embodiment of ion implanting a first conductivity type dopant into first regions of the semiconductor layer of the SOI substrate, wherein the first regions are separated by a first pitch. -
FIG. 4 is a side cross-sectional view depicting one embodiment of ion implanting a second conductivity type dopant into second regions of the semiconductor layer of the SOI substrate, wherein the second regions are separated by a second pitch. -
FIG. 5 is a side cross-sectional view depicting another embodiment of a type IV semiconductor based laterally stacked multi-junction photovoltaic cell, in which the p-n junctions are produced by epitaxially formed in situ doped semiconductor materials, in accordance with one embodiment of the present disclosure. -
FIG. 6 is a side cross-sectional view depicting one embodiment of patterning the semiconductor layer of an SOI substrate to provide a plurality of openings to a buried dielectric layer. -
FIG. 7 is a side cross-sectional view depicting forming a first conductivity type doped semiconductor material on sidewalls of the semiconductor layer exposed by the plurality of openings, in accordance with one embodiment of the present disclosure. -
FIG. 8 is a side cross-sectional view depicting forming a second conductivity type doped semiconductor material on sidewalls of the first conductivity type doped semiconductor material to provide p-n junctions. -
FIG. 9 is a side cross-sectional view depicting forming intrinsic semiconductor material filling a remainder of the plurality of openings, wherein the adjacent p-n junctions are separated by the intrinsic semiconductor material to provide P-I-N cells that are horizontally oriented. - Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure.
- References in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the invention, as it is oriented in the drawing figures. The terms “overlying”, “atop”, “positioned on” or “positioned atop” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- In one embodiment, the present disclosure provides a horizontally orientated multi-junction photovoltaic device, such as a solar cell, and a method of forming the same. As used herein, a “photovoltaic device” is a device, such as a solar cell, that produces free electrons and/or vacancies, i.e., holes, when exposed to radiation, such as light, and results in the production of an electric current. A multi-junction photovoltaic device typically includes a multiple junctions of a semiconductor layer of a p-type conductivity that shares an interface with a semiconductor layer of an n-type conductivity, in which the interface provides an electrical junction.
- Physically small, i.e., devices having a small footprint, having high voltage requirements are needed. In some embodiments, the voltage requirements can be met by a multi-junction photovoltaic cells, as depicted in
FIG. 1 . The voltage requirements for a photovoltaic device of this type may require between 2 volts and 3 volts to drive light emitting diodes (LEDs) for communication applications. The voltage requirements to write and read memory cells may range from 2 volts to 3.5 volts. In battery applications, the photovoltaic devices may need to provide 3.5 volts to charge a battery. - The photovoltaic device 100 depicted in
FIG. 1 may be composed of a type IV semiconductor, in which the junctions that provide thep-n junctions 50 of the photovoltaic cell are provided by ion implantation. The photovoltaic device 100 may be formed in thesemiconductor layer 4 of a semiconductor on insulator (SOI)substrate 1, in thesemiconductor layer 4 is directly atop adielectric layer 3. Abase semiconductor substrate 2 may be present underlying thedielectric layer 3, in which thebase semiconductor substrate 2 is composed of a semiconductor material that is the same as or different from the type IV semiconductor material that provides thesemiconductor layer 4. - By “type IV semiconductor” it is meant that the semiconductor material includes at least one element from Group IVA (i.e., Group 14) of the Periodic Table of Elements. Examples of type IV semiconductor materials that are suitable for the fin structure include silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon doped with carbon (Si:C), silicon germanium doped with carbon (SiGe:C) and a combination thereof.
- The
p-n junctions 50 formed in the type IV semiconductor substrate are provided by ion implanting p-type or n-type dopants into specified and separate portions of the substrate using ion implantation and masking methods. As used herein, “p-type” refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons. In a silicon-containing substrate, examples of n-type dopants, i.e., impurities, include but are not limited to: boron, aluminum, gallium and indium. As used herein, “n-type” refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor. In a silicon containing substrate, examples of n-type dopants, i.e., impurities, include but are not limited to antimony, arsenic and phosphorous. - The opposing conductivity type regions are formed abutting one another to provide a junction, i.e.,
p-n junction 50. For example, a first conductivity type dopant region 5, e.g., n-type dopant region (hereafter referred to as an n-type conductivity dopant region 5), may be ion implanted into a first region of thesemiconductor layer 4, and a second conductivitytype dopant region 6, e.g., p-type dopant region (hereafter referred to as a p-type conductivity dopant region 6) is formed in a second region of thesemiconductor layer 4 also using ion implantation, in which the first and second regions of thesemiconductor layer 4 are abutting one another. - The dopant that provides the conductivity type for the n-type and p-type dopants for doping the first and
second conductivity regions 5, 6 are implanted so that the dopant regions extend to a depth that contacts the burieddielectric layer 3. The n-type and p-type dopants are doped to extend from the upper surface of thesemiconductor layer 4 to the base surface of thesemiconductor layer 4 that interfaces with the burieddielectric layer 3. - In one embodiment, the p-type dopant that provides the p-type
conductivity dopant region 6 is present in a concentration ranging from 1×109 atoms/cm3 to 1×102° atoms/cm3. In another embodiment, the p-type dopant that provides the p-typeconductivity dopant region 6 is present in a concentration ranging from 1×1014 atoms/cm3 to 1×1018 atoms/cm3. - In one embodiment, the n-type dopant that provides the n-type conductivity dopant region 5 is present in a concentration ranging from 1×109 atoms/cm3 to 1×1020 atoms/cm3. In another embodiment, in which the first conductivity type is n-type, the n-type dopant is present in a concentration ranging from 1×1014 atoms/cm3 to 1×1018 atoms/cm3.
- The width W1 of each of the n-type
dopant conductivity region 4, and the p-type dopant conductivity region 5 may range from 100 nm to 5 micron. In another example, the width W1 of each of the n-type and p-type dopant conductivity regions 5 may range from 500 nm to 1 micron. - Still referring to
FIG. 1 , the portion of thesemiconductor layer 4′ that is not implanted with an n-type or p-type dopant that separates adjacentp-n junctions 50 from one another may be referred to anintrinsic semiconductor layer 4′. An “intrinsic semiconductor”, also called an undoped semiconductor or i-type semiconductor, is a pure semiconductor without any significant dopant species present. The number of charge carriers is therefore determined by the properties of the material itself instead of the amount of impurities. For example, in intrinsic semiconductors the number of excited electrons and the number of holes are equal: n=p. The width W2 of each of theintrinsic semiconductor layer 4′ separating the n-type and p-type conductivity dopedregions 5, 6 may range from 1 micron to 100 micron. In another embodiment, the width W2 of the intrinsic semiconductor material may range from 5 microns to 25 microns. - The orientation of the sequence of the n-type doped conductivity region 5, the p-type doped
conductivity region 6 and theinstinsic semiconductor layer 4′ is horizontally orientated. This means that the direction D1 in which the material stack changes from n-type doped conductivity regions 5, p-type dopedconductivity region 6 andintrinsic semiconductor layer 4′ is parrallel with the plane defined by the upper surface of thedielectric layer 3, as depicted inFIG. 1 - Although
FIG. 1 depicts a structure including fourp-n junctions 50, the present disclosure is not limited to only this embodiment. For example, the number of p-n junctions may be equal to 2, 5, 10, 15 and 20 etc. The number of p-n junctions may also be any number within a range having a lower limit and an upper limit equal to one of the aforementioned values. - The
semiconductor layer 4 including thep-n junctions 50 and theintrinsic semiconductor layer 4′ is patterned to provide a width W3 ranging from 10 microns to 100 microns. In some embodiments, thesemiconductor layer 4 including theintrinsic semiconductor layer 4′ is patterned to provide a width W3 ranging from 50 microns to 150 microns. In one example, the width W3 is equal to 100 microns. - The
semiconductor layer 4 including thep-n junctions 50 and theintrinsic semiconductor layer 4′ may have a length dimension, i.e., the dimension traveling into and out of the page perpendicular to the width dimension W3, ranging from 10 microns to 100 microns. In another embodiment, the length dimension may range from 50 microns to 150 microns. In one example, the length dimension for thesemiconductor layer 4 including thep-n junctions 50 and theintrinsic semiconductor layer 4′ is equal to 100 microns. The geometry defined by the width W3 and length dimensions for thesemiconductor layer 4 including thep-n junctions 50 may be square, but in some embodiments can be rectangular or have other multi-sided geometries. - The photovoltaic device 100 may also include
metal containing electrodes 7. One of themetal containing electrodes 7 may be in direct contact with a n-type conductivity doped region 5 and an opposing secondmetal containing electrode 7 may be in direct contact with a p-type conductivity dopedregion 6. Themetal containing electrodes 7 may be composed of copper, aluminum, tungsten, gold, silver and combinations thereof. - One embodiment of a method for forming the photovoltaic device depicted in
FIG. 1 is now described with reference toFIGS. 2-4 .FIG. 2 depicts one embodiment of a semiconductor on insulator (SOI)substrate 1. TheSOI substrate 1 may include at least oneSOI layer 4, i.e., semiconductor on insulator (SOI) layer 4 (also referred to as semiconductor layer 4), overlying a burieddielectric layer 3, wherein theSOI layer 4 has a thickness of ˜0.5 μm to ˜2 μm. Abase semiconductor layer 2 may be present underlying the burieddielectric layer 3. TheSOI layer 4 and thebase semiconductor layer 2 may be composed of the same or a different semiconductor material. The semiconductor material that provides theSOI layer 4 may be any semiconducting material including, but not limited to Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, and InP, or any combination thereof. In one embodiment, the semiconductor material that provides theSOI layer 4 is silicon (Si). Thebase semiconductor layer 2 may be a semiconducting material including, but not limited to Si, strained Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, InP as well as other III/V and II/VI compound semiconductors. - The buried
dielectric layer 3 that may be present underlying theSOI layer 4 and atop thebase semiconductor layer 2 may be formed by implanting a high-energy dopant into a bulk semiconductor substrate and then annealing the structure to form a burieddielectric layer 3. In another embodiment, the burieddielectric layer 3 may be deposited or grown prior to the formation of theSOI layer 4. In yet another embodiment, theSOI substrate 1 may be formed using wafer-bonding techniques, where a bonded wafer pair is formed utilizing glue, adhesive polymer, or direct bonding. -
FIG. 3 depicts one embodiment of ion implanting a first conductivity type dopant, e.g., n-type dopant, into first regions of thesemiconductor layer 4, i.e.,SOI layer 4, of theSOI substrate 1, wherein the first regions are separated by a first pitch P1. In the embodiment described herein, the first region of thesemiconductor layer 4 are implanted with n-type dopants to provide the n-type conductivity doped region 5. Ion implantation is a materials engineering process by which ions of a material are accelerated in an electrical field and impacted into a solid. To provide that the ions that provide the n-type conductivity dopant region 5 are only implanted in the portions of thesemiconductor layer 4 in which n-type conductivity doped region 5 is present, block masks may be formed. - More specifically, in one example, a first block mask (not shown) may be formed overlying the portion of the
substrate 1 in which the n-type conductivity regions 5, the p-type conductivity region 6 and theintrinsic semiconductor layer 4′ are to be positioned. The exposed portion of thesubstrate 1 that is not protected by the first block mask, is ion implanted with n-type dopant to provide n-type dopedconductivity regions 4, while the remainder of theSOI layer 4 is protected by the first block mask. Thereafter, the first block mask is removed. The first pitch P1 that is separating adjacent n-type doped conductivity regions 5 may range from ˜100 nm to ˜500 nm. -
FIG. 4 depicts one embodiment of ion implanting a second conductivity type dopant, e.g., p-type dopant, into second regions of thesemiconductor layer 4 of theSOI substrate 1, wherein the second regions are separated by a second pitch P2. This implant step provides the p-typeconductivity dopant regions 6 that are present in regions of theSOI layer 4 that are abutting the n-type conductivity doped regions 5 to providep-n junctions 50. Similar to the formation of the n-type doped regions 5, the p-type conductivity dopedregions 6 may be formed using ion implantation in combination with block masks. For example, a second block mask (not shown) may be formed overlying the portion of thesubstrate 1, in which the n-type conductivity doped regions 5, i.e., first conductivity type doped regions, are present. The portion of thesemiconductor layer 4 that will not be doped to provide the intrinsic region separating thep-n junctions 50 will also be covered by the block mask. The exposed portion of thesemiconductor layer 4 that is not covered by the second block mask is ion implanted to provide p-type dopedconductivity type regions 6, while the n-type doped conductivity type regions 5 and theintrinsic semiconductor layer 4′ are protected by the second block mask. The second P2 that is separating adjacent p-type dopedconductivity regions 6 may range from ˜100 nm to ˜500 nm. - The block masks that provide the first and second block masks, may comprise soft and/or hardmask materials and can be formed using deposition, photolithography and etching.
- In a following step, the
semiconductor layer 4, i.e.,SOI layer 4, including the n-type conductivity doped region 5, the p-type conductivity dopedregion 6 and theintrinsic semiconductor layer 4′ is patterned to provide the dimensions of the photovoltaic device 100. Thesemiconductor layer 4 may be patterned using photolithography and etch processes. For example, a photoresist mask may be formed on the semiconductor layer by applying a photoresist layer, exposing the photoresist layer to a pattern of radiation, and then developing the pattern into the photoresist layer utilizing conventional resist developer. Typically, the block masks have a thickness ranging from 100 nm to 300 nm. The exposed potions of thesemiconductor layer 4 may then be etched using an etch process, such as an anisotropic etch, e.g., reactive ion etch (RIE), or an isotropic etch, such as a wet chemical etch. - Thereafter, the
contacts 7 may be formed to the n-type conductivity doped regions 5 and the p-type conductivity dopedregions 6 using deposition, photolithography and etching processes. For example, a metal layer can be deposited using a physical vapor deposition (PVD) process. The PVD process may include plating, electroplating, electroless plating and combinations thereof. The final structure is depicted inFIG. 1 . -
FIG. 5 illustrates another embodiment of a photovoltaic device 200 of a type IV semiconductor based laterally stacked multi-junction photovoltaic cell, in which thep-n junctions 50 are produced from epitaxially formed in situ dopedsemiconductor materials semiconductor materials 15 that provide the p-n junction of the device 200 depicted inFIG. 5 may each have the same width of their corresponding n-type conductivity dopant region 5 and p-typeconductivity dopant region 6 that are formed using ion implantation in the device 100 depicted inFIG. 1 . In some examples. the epitaxially formed in situ dopedsemiconductor materials 15 that are depicted inFIG. 5 may each have a slightly lesser width than the n-type conductivity dopant region 5 and p-typeconductivity dopant region 6 that are depicted inFIG. 1 . Because the photovoltaic device 200 that is depicted inFIG. 5 is similar to the photovoltaic device 100 that is depicted inFIG. 1 , each of the structures depicted inFIG. 5 having a similar reference number inFIG. 1 , may be described using the description of the structure having the same reference number for the photovoltaic device 100 depicted inFIG. 1 . - The structure depicted in
FIG. 5 may be formed using a method that includes etching a plurality ofopenings 10 through asemiconductor layer 4 of anSOI substrate 1 to a buriedoxide layer 3 of theSOI substrate 2; forming a first conductivity type dopedsemiconductor material 15 on sidewalls of thesemiconductor layer 4 exposed by the plurality ofopenings 10; forming a second conductivity type dopedsemiconductor material 16 on sidewalls of the first conductivity type dopedsemiconductor material 15 to providep-n junctions 50; and formingintrinsic semiconductor material 8 filling a remainder of the plurality ofopenings 10. The adjacentp-n junctions 50 are separated by theintrinsic semiconductor material 8 to provide P-I-N cells that are horizontally oriented. - One embodiment of an
SOI substrate 1 that is suitable for use with a method of forming a photovoltaic device 200 as depicted inFIG. 5 is provided above with reference toFIG. 2 . The plurality ofopenings 10 that are formed through thesemiconductor layer 4 of the SOI substrate 5 may be provided by anisotropic etch processes, such as reactive ion etch. The portions of theSOI substrate 1 that are etched to provide theopenings 10 may include the use of masks, such as photoresist soft masks, or hard masks. In some embodiments, prior to forming the mask structure and etching, adielectric layer 9 is formed atop thesemiconductor layer 4. Thedielectric layer 9 may be an oxide, nitride or oxynitride containing dielectric that can be deposited using chemical vapor deposition (CVD). For example, thedielectric layer 9 may be silicon nitride. The etch mask used for forming theopenings 10 may then be formed on the upper surface of thedielectric layer 10. - The
openings 10 may be formed in thedielectric layer 9 and theunderlying semiconductor layer 4 using photolithography and etch method steps. For example, a pattern is produced by applying a photoresist to the surface to be etched; exposing the photoresist to a pattern of radiation; and then developing the pattern into the photoresist utilizing conventional resist developer. Once the patterning of the photoresist is completed, the sections of the dielectric layer covered by the photoresist are protected while the exposed regions are removed using a selective etching process that removes the unprotected regions. - The etch process for forming the
opening 10 may be an anisotropic etch, such as reactive ion etch (RIE), laser etching, and/or plasma etching. In other embodiments, the etch process for forming theopenings 10 may be an isotropic etch, such as a wet chemical etch. The openings typically extend through an entirety of thesemiconductor layer 4 providing an exposed semiconductor sidewall within theopenings 10. The etch process for forming theopening 10 typically exposes an upper surface of the burieddielectric layer 2. The etch process for formingopening 10 may be selective to the burieddielectric layer 2. -
FIG. 7 depicts forming a first conductivity type dopedsemiconductor material 15 on sidewalls of thesemiconductor layer 4 exposed by the plurality ofopenings 10. In the embodiment described with reference toFIGS. 5-9 , the first conductivity type dopedsemiconductor material 15 may be in situ doped and epitaxially formed. The first conductivity type dopedsemiconductor material 15 is hereafter referred to as a epitaxially formed in situ doped n-type semiconductor material 15. “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface. In some embodiments, when the chemical reactants are controlled and the system parameters set correctly, the depositing atoms arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Thus, an epitaxial film deposited on a {100} crystal surface will take on a {100} orientation. - The epitaxial growth process for forming the epitaxially formed in situ doped n-
type semiconductor material 15 is selective to forming on semiconductor surfaces, and not forming on dielectric surfaces. Therefore, the epitaxially formed in situ doped n-type semiconductor material 15 will only form on the exposed sidewalls of thesemiconductor layer 4, but will not form on the exposed surface of the buriedoxide layer 3 and thedielectric layer 9. The epitaxially formed in situ doped n-type semiconductor material 15 will overlap a portion of the buriedoxide layer 3 during lateral growth from the sidewall of theopening 10 provided by the etched surface of thesemiconductor layer 4, but there is no epitaxial relationship between the epitaxially formed in situ doped n-type semiconductor material 15 and the buriedoxide layer 3. - The epitaxially formed in situ doped n-
type semiconductor material 15 is a type IV semiconductor containing material layer. For example, the epitaxially formed in situ doped n-type semiconductor material 15 may be composed of silicon (Si), germanium (Ge), silicon germanium (SiGe) and other semiconductor materials. The epitaxial deposition process may employ the deposition chamber of a chemical vapor deposition type apparatus, such as a PECVD apparatus. A number of different sources may be used for the epitaxial deposition of the in situ doped n-type semiconductor material 15. In some embodiments, the gas source for the deposition of an epitaxially formed in situ doped n-type semiconductor material 15 may include silicon (Si) deposited from silane, disilane, trisilane, tetrasilane, hexachlorodisilane, tetrachlorosilane, dichlorosilane, trichlorosilane, methylsilane, dimethylsilane, ethylsilane, methyldisilane, dimethyldisilane, hexamethyldisilane and combinations thereof. In other examples, when the in situ doped n-type semiconductor material 15 includes germanium, a germanium gas source may be selected from the group consisting of germane, digermane, halogermane, dichlorogermane, trichlorogermane, tetrachlorogermane and combinations thereof. The temperature for epitaxial silicon germanium deposition typically ranges from 450° C. to 900° C. Although higher temperature typically results in faster deposition, the faster deposition may result in crystal defects and film cracking. - The in situ doped n-
type semiconductor material 15 may be in situ doped with an n-type dopant. By “in-situ” it is meant that the dopant that dictates the conductivity type of the in situ doped n-type semiconductor material 15 is introduced during the process step, e.g., epitaxial deposition, that forms the in situ doped n-type semiconductor material 15. The n-type gas dopant source may include arsine (AsH3), phosphine (PH3) and alkylphosphines, such as with the empirical formula RxPH(3-x), where R=methyl, ethyl, propyl or butyl and x=1, 2 or 3.Alkylphosphines include trimethylphosphine ((CH3)3P), dimethylphosphine ((CH3)2PH), triethylphosphine ((CH3CH2)3P), diethylphosphine ((CH3CH2)2PH) and combinations thereof. The dopant concentrations for the in situ doped n-type semiconductor material 15 may be similar to the dopant concentrations for the above described n-type conductivity dopant region 5 that is depicted inFIG. 1 . -
FIG. 8 depicts forming a second conductivity type dopedsemiconductor material 16 on sidewalls of the first conductivity type dopedsemiconductor material 15 to providep-n junctions 50. The second conductivity type dopedsemiconductor material 16 is hereafter referred to as in situ doped p-type semiconductor material 16. Similar to the in situ doped n-type semiconductor material 15, the in situ doped p-type semiconductor material 16 is epitaxially formed using a selective deposition process, in which the epitaxial semiconductor material is only formed on semiconductor surfaces, such as the sidewalls of the in situ doped n-type semiconductor material, and is not formed on dielectric surfaces, such as the burieddielectric layer 3 and thedielectric layer 9. The above described epitaxial process conditions for forming the in situ doped n-type semiconductor material 15 is equally applicable to forming the in situ doped p-type semiconductor material 16 with the exception of the in situ dopant. A p-type dopant, such as borane and diborane gas, may be employed to in situ dope the in situ doped p-type semiconductor material 16. -
FIG. 9 depicts formingintrinsic semiconductor material 8 filling a remainder of the plurality ofopenings 10, wherein the adjacent p-n junctions are separated by theintrinsic semiconductor material 8 to provide P-I-N cells that are horizontally oriented. Theintrinsic semiconductor material 8 may be composed of a type IV semiconductor, such as silicon and germanium. Theintrinsic semiconductor material 8 may be epitaxially formed. The epitaxial deposition processes described for the in situ doped n-type semiconductor material 15 and the in situ doped p-type semiconductor material 16 are suitable for describing forming theintrinsic semiconductor material 8 with the exception that the epitaxial deposition process for forming theintrinsic semiconductor material 8 does not include an in situ doping gas to dope the intrinsicsemiconductor material layer 8 with n-type or p-type dopants. - The
intrinsic semiconductor material 8 separates the in situ doped n-type semiconductor material 15 and the in situ doped p-type semiconductor material 16 from contacting each other outside of thejunctions 50. It is also noted that a remaining portion of thesemiconductor layer 4′ also provides intrinsic semiconductor material that is positioned between at least somejunctions 50. - Referring to
FIG. 5 , in a following process step, thesemiconductor layer 4 including the in situ doped n-type semiconductor material 15, the in situ doped p-type semiconductor material 16 andintrinsic semiconductor material FIGS. 1-4 .Metal contacts 7 are also formed to thep-n junctions 50. - It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) on ly, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- Having described preferred embodiments of a system and method (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/285,913 US9935230B1 (en) | 2016-10-05 | 2016-10-05 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
US15/875,535 US10644184B2 (en) | 2016-10-05 | 2018-01-19 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
US16/595,867 US11217717B2 (en) | 2016-10-05 | 2019-10-08 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/285,913 US9935230B1 (en) | 2016-10-05 | 2016-10-05 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/875,535 Division US10644184B2 (en) | 2016-10-05 | 2018-01-19 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
Publications (2)
Publication Number | Publication Date |
---|---|
US9935230B1 US9935230B1 (en) | 2018-04-03 |
US20180097138A1 true US20180097138A1 (en) | 2018-04-05 |
Family
ID=61711543
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/285,913 Active US9935230B1 (en) | 2016-10-05 | 2016-10-05 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
US15/875,535 Active US10644184B2 (en) | 2016-10-05 | 2018-01-19 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
US16/595,867 Active 2037-02-16 US11217717B2 (en) | 2016-10-05 | 2019-10-08 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/875,535 Active US10644184B2 (en) | 2016-10-05 | 2018-01-19 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
US16/595,867 Active 2037-02-16 US11217717B2 (en) | 2016-10-05 | 2019-10-08 | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell |
Country Status (1)
Country | Link |
---|---|
US (3) | US9935230B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180254301A1 (en) * | 2017-03-02 | 2018-09-06 | Boe Technology Group Co., Ltd. | Ray detection substrate, manufacturing method thereof and ray detection device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112086536B (en) * | 2020-09-18 | 2022-04-15 | 隆基绿能科技股份有限公司 | Laminated solar cell |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8294021B2 (en) * | 2008-10-23 | 2012-10-23 | Samsung Electronics Co., Ltd. | Photovoltaic device and method for manufacturing the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050139252A1 (en) * | 2003-12-29 | 2005-06-30 | Youngtack Shim | Photovoltaic systems and methods |
US7442320B2 (en) | 2004-06-18 | 2008-10-28 | Ultradots, Inc. | Nanostructured materials and photovoltaic devices including nanostructured materials |
US20070277874A1 (en) * | 2006-05-31 | 2007-12-06 | David Francis Dawson-Elli | Thin film photovoltaic structure |
MX2010003226A (en) | 2007-09-25 | 2010-04-07 | First Solar Inc | Photovoltaic devices including heterojunctions. |
US8962376B2 (en) * | 2009-04-21 | 2015-02-24 | The Silanna Group Pty Ltd | Optoelectronic device with lateral pin or pin junction |
US20110308584A1 (en) * | 2010-06-16 | 2011-12-22 | International Business Machines Corporation | Surface treatment of transparent conductive material films for improvement of photovoltaic devices |
US8344468B2 (en) * | 2011-05-18 | 2013-01-01 | Tower Semiconductor Ltd. | Photovoltaic device with lateral P-I-N light-sensitive diodes |
US9018517B2 (en) | 2011-11-07 | 2015-04-28 | International Business Machines Corporation | Silicon heterojunction photovoltaic device with wide band gap emitter |
-
2016
- 2016-10-05 US US15/285,913 patent/US9935230B1/en active Active
-
2018
- 2018-01-19 US US15/875,535 patent/US10644184B2/en active Active
-
2019
- 2019-10-08 US US16/595,867 patent/US11217717B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8294021B2 (en) * | 2008-10-23 | 2012-10-23 | Samsung Electronics Co., Ltd. | Photovoltaic device and method for manufacturing the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180254301A1 (en) * | 2017-03-02 | 2018-09-06 | Boe Technology Group Co., Ltd. | Ray detection substrate, manufacturing method thereof and ray detection device |
US10553638B2 (en) * | 2017-03-02 | 2020-02-04 | Boe Technology Group Co., Ltd. | Ray detection substrate, manufacturing method thereof and ray detection device |
Also Published As
Publication number | Publication date |
---|---|
US10644184B2 (en) | 2020-05-05 |
US20180145202A1 (en) | 2018-05-24 |
US9935230B1 (en) | 2018-04-03 |
US20200044108A1 (en) | 2020-02-06 |
US11217717B2 (en) | 2022-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6552011B2 (en) | Fabrication of the emitter region of solar cells using ion implantation. | |
ES2813938T3 (en) | Photovoltaic device | |
TWI528573B (en) | Photovoltaic cell and method of forming the same, and multi-junction solar cell | |
US10903339B2 (en) | Vertical transport FET devices having a sacrificial doped layer | |
US8900934B2 (en) | FinFET devices containing merged epitaxial Fin-containing contact regions | |
US9129938B1 (en) | Methods of forming germanium-containing and/or III-V nanowire gate-all-around transistors | |
US20150054081A1 (en) | Epitaxial semiconductor resistor with semiconductor structures on same substrate | |
US9035391B2 (en) | Fin field effect transistors having a nitride containing spacer to reduce lateral growth of epitaxially deposited semiconductor materials | |
US20150255606A1 (en) | Structure and method to make strained finfet with improved junction capacitance and low leakage | |
US11335822B2 (en) | Multijunction solar cell having patterned emitter and method of making the solar cell | |
US11217717B2 (en) | Type IV semiconductor based high voltage laterally stacked multijunction photovoltaic cell | |
CN111490097A (en) | Method for manufacturing power semiconductor device | |
US9263616B2 (en) | Selective emitter photovoltaic device | |
US9437675B1 (en) | eDRAM for planar III-V semiconductor devices | |
US20200091353A1 (en) | Solar cell with reduced surface recombination | |
KR101772432B1 (en) | SOLAR CELL USING MULTIBAND Si-Ge THIN FILM SILICON CRYSTAL AND EFFICIENCY IMPROVEMENT METHOD THEREOF |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEDELL, STEPHEN W.;LI, NING;SADANA, DEVENDRA K.;AND OTHERS;SIGNING DATES FROM 20160920 TO 20160930;REEL/FRAME:039946/0128 |
|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE FOURTH ASSIGNOR'S EXECUTION DATE PREVIOUSLY RECORDED ON REEL 039946 FRAME 0128. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNORS:BEDELL, STEPHEN W.;LI, NING;SADANA, DEVENDRA K.;AND OTHERS;SIGNING DATES FROM 20160929 TO 20160930;REEL/FRAME:040427/0162 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |