US20180054213A1 - Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator - Google Patents

Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator Download PDF

Info

Publication number
US20180054213A1
US20180054213A1 US15/652,207 US201715652207A US2018054213A1 US 20180054213 A1 US20180054213 A1 US 20180054213A1 US 201715652207 A US201715652207 A US 201715652207A US 2018054213 A1 US2018054213 A1 US 2018054213A1
Authority
US
United States
Prior art keywords
noise
circuit
input signal
signal
amplified
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/652,207
Other versions
US9929742B2 (en
Inventor
Hung-Chieh Tsai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Priority to US15/652,207 priority Critical patent/US9929742B2/en
Assigned to MEDIATEK INC. reassignment MEDIATEK INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TSAI, HUNG-CHIEH
Priority to CN201710630124.1A priority patent/CN107769735B/en
Priority to EP17184344.4A priority patent/EP3293879A3/en
Priority to TW106127605A priority patent/TWI631816B/en
Publication of US20180054213A1 publication Critical patent/US20180054213A1/en
Application granted granted Critical
Publication of US9929742B2 publication Critical patent/US9929742B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M3/368—Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/26—Modifications of amplifiers to reduce influence of noise generated by amplifying elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
    • H03F1/3229—Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/38—Positive-feedback circuit arrangements without negative feedback
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
    • H03M3/344—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by filtering other than the noise-shaping inherent to delta-sigma modulators, e.g. anti-aliasing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/411—Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising two power stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45116—Feedback coupled to the input of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control

Definitions

  • Base-band receiver noise is always dominated by a channel selecting filter with embedded programmable gain amplifier (PGA) function.
  • PGA programmable gain amplifier
  • ADC analog-to-digital converter
  • blocker rejection is conventionally designed to be second or third order.
  • the noise reduction is always compromised with the operational amplifier stability in a power inefficient manner, especially in the receiver sensitivity test.
  • the noise cancellation technique of the present invention uses a noise extraction circuit to inject the noise to the backend amplifying stages to cancel the noise components from previous operational amplifier.
  • a circuit comprises a first amplifying stage, a noise extraction circuit and a noise cancellation circuit.
  • the first amplifying stage is arranged for receiving an input signal to generate an amplified input signal.
  • the noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal.
  • the input signal is also coupled to the noise extraction circuit to remove the amplified input signal.
  • the noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
  • a filter comprises a first amplifying stage, a noise extraction circuit and a noise cancellation circuit.
  • the first amplifying stage is arranged for receiving an input signal to generate an amplified input signal.
  • the noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal.
  • the input signal is also coupled to the noise extraction circuit to remove the amplified input signal.
  • the noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
  • a delta-sigma modulator comprises a receiving circuit, a loop filter, a quantizer and a feedback circuit.
  • the receiving circuit is arranged for receiving an input signal and a feedback signal to generate a subtraction signal.
  • the loop filter is coupled to the receiving circuit, and is arranged for receiving the subtraction signal to generate a filtered subtraction signal.
  • the quantizer is coupled to the loop filter, and is arranged for generating a digital output signal according to the filtered subtraction signal.
  • the feedback circuit is arranged for receiving the digital output signal to generate the feedback signal.
  • the loop filter comprises a first amplifying stage, a noise extraction circuit and a noise cancellation circuit.
  • the first amplifying stage is arranged for receiving the subtraction signal to generate an amplified subtraction signal.
  • the noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified subtraction signal to generate a noise signal associated with noise components of the amplified subtraction signal.
  • the subtraction signal from the difference between input signal and feedback one is extracted inside the first amplifying stage and also coupled to the noise extraction circuit to remove the amplified subtraction signal.
  • the noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified subtraction signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified subtraction signal.
  • FIG. 1 is a diagram illustrating a filter with programmable gain amplifier function according to one embodiment of the present invention.
  • FIG. 2 shows an example of the noise extraction circuit shown in FIG. 1 .
  • FIG. 3 is a detailed circuit structure of the filter according to one embodiment of the present invention.
  • FIG. 4 is a diagram illustrating a delta-sigma modulator with programmable gain amplifier function according to one embodiment of the present invention.
  • FIG. 5 shows an example of the noise extraction circuit shown in FIG. 4 .
  • FIG. 6 is a detailed circuit structure of the delta-sigma modulator according to one embodiment of the present invention.
  • FIG. 1 is a diagram illustrating a filter 100 with programmable gain amplifier function according to one embodiment of the present invention.
  • the filter 100 comprises a first amplifying stage 110 , a second amplifying stage 120 , one or more backend stages 130 and a noise extraction circuit 140 .
  • the first amplifying stage 110 comprises an input network circuit 111 , an operational amplifier 112 , two feedback network circuits 113 and 114 , and a second network circuit 115 , where the operational amplifier 112 receives an input signal Vin via the input network circuit 110 to generate an amplified input signal Vo 1 , the feedback network circuit 113 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 112 , the feedback network circuit 114 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 112 , and the amplified input signal Vo 1 is transmitted to the second amplifying stage 120 via the second network circuit 115 .
  • the second amplifying stage 120 comprises an operational amplifier 122 and two feedback network circuits 123 and 124 , where the feedback network circuit 123 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 122 , the feedback network circuit 124 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 122 .
  • the amplified input signal Vo 1 may have obvious noise components.
  • the input signal Vin is coupled to the noise extraction circuit 140 to remove the amplified input signal Vo 1 at the output of the noise extraction circuit 140 .
  • the noise extraction circuit 140 provides a noise signal that is equivalent to the noise components of the amplified input signal Vo 1 , and a noise cancellation circuit (which is implemented by nodes N 1 and N 2 shown in FIG.
  • the noise-cancelled amplified input signal is processed by the second amplifying stage 120 and the backend stages 130 to generate an output signal Vout.
  • the noise signal generated by the noise extraction circuit 140 is a current signal
  • the amplified input signal Vo 1 is transformed to be current signals by using the second network circuit 115 . Therefore, the noise-cancelled amplified input signal can be simply obtained by using the nodes N 1 and N 2 to combine the amplified input signal Vo 1 and the noise signal.
  • FIG. 2 shows an example of the noise extraction circuit 140 .
  • the noise extraction circuit 140 comprises a scaled input network circuit 141 , an auxiliary operational amplifier 142 , three scaled feedback network circuits 143 , 144 and 146 , and a second network circuit 145 .
  • the scaled input network circuit 141 and the scaled feedback network circuit 146 are coupled between the input signal Vin and the auxiliary operational amplifier 142 .
  • the scalded feedback network circuit 143 is coupled between a positive input terminal and a negative output terminal of the auxiliary operational amplifier 142 .
  • the scalded feedback network circuit 144 is coupled between a negative input terminal and a positive output terminal of the auxiliary operational amplifier 142 .
  • the second network circuit 145 is coupled between the auxiliary operational amplifier 142 and the nodes N 1 and N 2 .
  • the circuit blocks of the noise extraction circuit 140 and the corresponding circuit blocks of the first amplifying stage 110 have the same structure with difference sizes, and their scaling factors are the same.
  • a size of the scaled input network circuit 141 may be one-tenth of a size of the input network circuit 111
  • a size of the scaled feedback network circuit 143 , 144 or 146 may be one-tenth of a size of the feedback network circuit 113 or 114
  • a size of the second scaled network circuit 145 is the same as second network circuit 115 . Because a gain of the operational amplifier is determined based on a ratio between the feedback network circuit and the input network circuit, by using the aforementioned design, the operational amplifier 112 and the auxiliary operational amplifier 142 have the same transfer function.
  • the scaled input network circuit 141 within the noise extraction circuit 140 receives the input signal in an inverse manner.
  • the output of the auxiliary operational amplifier 142 can be exactly the noise components of the amplified input signal Vo 1 , without containing any signal component of the input signal Vin.
  • the noise contributed by the second amplifying stage 120 or other circuits will not go back to the input nodes of the filter 100 via the noise extraction circuit 140 , that is a noise level of the input signal Vin will not be influenced by arranging the noise extraction circuit 140 within the filter 100 .
  • the noise contributed by the second amplifying stage 120 or other circuits may go back to the input nodes of the filter 100 via the first amplifying stage 110 .
  • the gain determined by the input network circuit 111 and the feedback network circuit 113 / 114 is greater than one, and the noise contributed by the second amplifying stage 120 will be attenuated when passing through the first amplifying stage 110 .
  • FIG. 3 is a detailed circuit structure of the filter 100 according to one embodiment of the present invention.
  • the input network circuit 111 is implemented by two resistors R 0
  • the feedback network circuit 113 / 114 is implemented by a resistor R 1 and a capacitor C 1
  • the second network circuit 115 is implemented by two resistors R 2 .
  • the feedback network circuit 123 / 124 is implemented by a resistor R 3 and a capacitor C 3 .
  • the scaled input network circuit 141 is implemented by two resistors R 0 ′
  • the scaled feedback network circuit 143 / 144 / 146 is implemented by a resistor R 1 ′ and a capacitor C 1 ′
  • the second network circuit 145 is implemented by two resistors R 2 .
  • the scaling factors for each circuit within the noise extraction circuit 140 and the corresponding circuit within the first amplifying stage 110 are the same.
  • a ratio between R 0 and R 0 ′, a ratio between a ratio between R 1 and R 1 ′, and a ratio between C 1 and C 1 ′ are the same (i.e.
  • a resistance of the resistor R 1 is designed to be greater than a resistance of the resistor R 0 to make the gain of the operational amplifier 112 greater than one
  • a resistance of the resistor R 1 ′ is designed to be greater than a resistance of the resistor R 0 ′ to make the gain of the auxiliary operational amplifier 142 greater than one.
  • FIG. 4 is a diagram illustrating a delta-sigma modulator 400 according to one embodiment of the present invention, where the delta-sigma modulator 400 is a continuous-time delta-sigma modulator type analog to digital converter (ADC).
  • the delta-sigma modulator 400 comprises an input network circuit 402 , a receiving circuit implemented by nodes Nin 1 and Nin 2 , a loop filter 404 , a quantizer 406 , a phase delay/adjusting circuit 407 , a data weighted averaging (DWA) circuit 408 , and a digital-to-analog converters (DAC) 409 .
  • DWA data weighted averaging
  • DAC digital-to-analog converters
  • the receiving circuit Nin 1 and Nin 2 receive an input signal Vin and a feedback signal V FB , and calculates a difference by subtracting the feedback signal V FB by the input signal Vin to generate a subtraction signal. Then, the loop filter 404 filters the subtraction signal to generate a filtered subtraction signal. The quantizer 406 generates a digital output signal Dout according to the filtered subtraction signal. Then, the digital output signal Dout is processed by the phase delay/adjusting circuit 160 , the DWA circuit 408 , and the DAC 409 to generate the feedback signal V FB to the receiving circuit Nin 1 and Nin 2 .
  • the loop filter 404 comprises a first amplifying stage 410 , a second amplifying stage 420 , one or more backend stage(s) 430 and two feed-forward network circuit 432 and 434 .
  • the first amplifying stage 410 comprises an operational amplifier 412 , two feedback network circuits 413 and 414 and a second network circuit 415 , where the operational amplifier 412 receives the subtraction signal (i.e.
  • the feedback network circuit 143 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 412
  • the feedback network circuit 414 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 412
  • the amplified subtraction signal Vo 1 is transmitted to the second amplifying stage 420 via the second network circuit 415 .
  • the second amplifying stage 420 comprises an operational amplifier 422 and two feedback network circuits 423 and 424 , where the feedback network circuit 423 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 422 , the feedback network circuit 424 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 422 .
  • the feed-forward network circuits 432 and 434 are coupled between the second network circuit 415 , the backend stages 430 and an output of the loop filter 404 .
  • the amplified subtraction signal Vo 1 may have obvious noise components.
  • the subtraction signal from the difference between input signal Vin and feedback one V FB is extracted inside the operational amplifier 412 and also coupled to the noise extraction circuit 440 to remove the amplified subtraction signal.
  • the noise extraction circuit 440 provides a noise signal that is equivalent to the noise components of the amplified subtraction signal Vo 1 , and a noise cancellation circuit (which is implemented by nodes N 1 and N 2 shown in FIG.
  • the noise-cancelled amplified input signal is processed by the second amplifying stage 440 , the backend stages 430 and the quantizer 406 to generate the digital output signal Dout.
  • the noise signal generated by the noise extraction circuit 440 is a current signal
  • the amplified subtraction signal Vo 1 is transformed to be current signals by using the second network circuit 415 . Therefore, the noise-cancelled amplified subtraction signal can be simply obtained by using the nodes N 1 and N 2 to combine the amplified subtraction signal Vo 1 and the noise signal.
  • FIG. 5 shows an example of the noise extraction circuit 440 .
  • the noise extraction circuit 440 comprises an auxiliary operational amplifier 442 , three scaled feedback network circuits 441 , 443 , and 444 , and a second network circuit 445 .
  • the scaled feedback network circuit 441 are coupled between the amplified subtraction signal Vo 1 and the auxiliary operational amplifier 442 .
  • the scalded feedback network circuit 443 is coupled between a positive input terminal and a negative output terminal of the auxiliary operational amplifier 442 .
  • the scalded feedback network circuit 444 is coupled between a negative input terminal and a positive output terminal of the auxiliary operational amplifier 442 .
  • the second network circuit 445 is coupled between the auxiliary operational amplifier 442 and the nodes N 1 and N 2 .
  • the circuit blocks of the noise extraction circuit 440 and the corresponding circuit blocks of the first amplifying stage 410 have the same structure with difference sizes, and their scaling factors are the same.
  • a size of the scaled feedback network circuit 441 , 443 or 444 may be one-tenth of a size of the feedback network circuit 413 or 414
  • a size of the second scaled network circuit 445 may also be one-tenth of a size of the second network circuit 415 . Because a gain of the operational amplifier is determined based on a ratio between the feedback network circuit and the input network circuit, by using the aforementioned design, the operational amplifier 412 and the auxiliary operational amplifier 442 have the same transfer function.
  • the subtraction signal generated by the receiving circuit Nin 1 and Nin 2 is a differential pair
  • the amplified subtraction signal Vo 1 generated by the operational amplifier 412 is also a differential pair comprising Vo 1 + and Vo 1 ⁇ .
  • the operational amplifier 412 also generates two current signals Io 1 + and Io 1 ⁇ , where the current signal Io 1 + is extracted from one of the subtraction signal pair, or the current signal Io 1 + may be obtained from the subtraction signal pair (this current obtained from a current flowing through the feedback network circuit 414 with the scaling factor equal to that of the scaled feedback network circuit 444 ); and the current signal Io 1 ⁇ is extracted from the other one of the subtraction signal pair, or the current signal Io 1 ⁇ may be obtained from the other one of the subtraction signal pair (this current obtained from a current flowing through the feedback network circuit 413 with the scaling factor equal to that of the scaled feedback network circuit 443 ).
  • the positive input terminal of the auxiliary operational amplifier 442 is coupled to the current signal Io 1 ⁇ and the subtraction signal Vo 1 +, and the negative input terminal of the auxiliary operational amplifier 442 is coupled to the current signal Io 1 + and the subtraction signal Vo 1 ⁇ , and the scaled feedback network circuit 441 , 443 or 444 are the same.
  • the output of the auxiliary operational amplifier 442 can be exactly the same as noise components of the amplified subtraction signal Vo 1 , without containing any signal component of the input signal Vin or the subtraction signal.
  • the noise contributed by the second amplifying stage 420 or other circuits will not go back to the input nodes of the delta-sigma modulator 400 via the noise extraction circuit 440 , that is a noise level of the input signal Vin will not be influenced by arranging the noise extraction circuit 440 delta-sigma modulator 400 .
  • the noise contributed by the second amplifying stage 420 or other circuits may go back to the input nodes of the delta-sigma modulator 400 via the first amplifying stage 410 .
  • the gain of operational amplifier 412 is greater than one, and the noise contributed by the second amplifying stage 420 will be attenuated when passing through the first amplifying stage 410 .
  • FIG. 6 is a detailed circuit structure of the delta-sigma modulator 400 according to one embodiment of the present invention.
  • the input network circuit 402 is implemented by two resistors R 0 .
  • the feedback network circuit 413 / 414 is implemented by a capacitor C 1
  • a second network circuit 415 is implemented by two resistors R 1 .
  • the feedback network circuit 423 / 424 is implemented by a capacitor C 2 .
  • the scaled feedback network circuit 441 / 443 / 444 is implemented by a capacitor C 1 ′
  • a second network circuit 445 is implemented by two resistors R 1 .
  • the feed-forward network circuit 432 / 434 is implemented by resistors R 2 and R 3 .
  • the scaling factors for each circuit within the noise extraction circuit 440 and the corresponding circuit within the first amplifying stage 410 are the same.
  • a ratio between C 1 and C 1 ′ in scaled feedback network 441 / 443 / 444 is the same.
  • both the first amplifying stage 410 and the noise extraction circuit are an integrator, their gain are much greater than one.
  • a noise extraction circuit is used to obtain the noise components of the output of the first amplifying stage, and the noise signal generated by the noise extraction circuit is forwarded to the input of the second amplifying stage to cancel or alleviate the noise components of the output of the first amplifying stage (or alleviate the noise components of the second amplifying stage).
  • the noise extraction circuit has a smaller chip area to save the manufacturing cost, and the noise extraction circuit is designed to not generate any signal component to prevent the noise contributed by the second amplifying stage from going back to the input node. Therefore, the circuit of the present invention can effectively lower the noise without increasing too much chip area.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Theoretical Computer Science (AREA)
  • Amplifiers (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

A circuit includes a first amplifying stage, a noise extraction circuit and a noise cancellation circuit. The first amplifying stage is arranged for receiving an input signal to generate an amplified input signal. The noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal. The noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application claims the priority of U.S. Provisional Application No. 62/375,921, filed on Aug. 17, 2016, which is included herein by reference in its entirety.
    • BACKGROUND
  • Base-band receiver noise is always dominated by a channel selecting filter with embedded programmable gain amplifier (PGA) function. To alleviate a dynamic requirement of a backend analog-to-digital converter (ADC), a blocker rejection is conventionally designed to be second or third order. However, the noise reduction is always compromised with the operational amplifier stability in a power inefficient manner, especially in the receiver sensitivity test.
  • For a continuous time delta-sigma modulator, even if quantization noise can be eliminated by noise coupling or high oversampling ratio, circuit noise is still troublesome because of low efficiency of noise reduction. Generally, large circuit size and high operating current are common solutions to alleviate this problem. However, these common solutions need more manufacturing cost or power consumption.
    • SUMMARY
  • It is therefore an objective of the present invention to provide an operational amplifier noise cancellation technique, which uses a noise extraction circuit to inject the noise to the backend amplifying stages to cancel the noise components from previous operational amplifier. By using the noise cancellation technique of the present invention, the design flexibility is high to optimize the noise, current and the operational amplifier stability. In addition, the noise extraction circuit only uses small chip area to reduce the manufacturing cost and power consumption.
  • According to one embodiment of the present invention, a circuit comprises a first amplifying stage, a noise extraction circuit and a noise cancellation circuit. The first amplifying stage is arranged for receiving an input signal to generate an amplified input signal. The noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal. Besides, the input signal is also coupled to the noise extraction circuit to remove the amplified input signal. The noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
  • According to another embodiment of the present invention, a filter comprises a first amplifying stage, a noise extraction circuit and a noise cancellation circuit. The first amplifying stage is arranged for receiving an input signal to generate an amplified input signal. The noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal. Besides, the input signal is also coupled to the noise extraction circuit to remove the amplified input signal. The noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
  • According to another embodiment of the present invention, a delta-sigma modulator comprises a receiving circuit, a loop filter, a quantizer and a feedback circuit. The receiving circuit is arranged for receiving an input signal and a feedback signal to generate a subtraction signal. The loop filter is coupled to the receiving circuit, and is arranged for receiving the subtraction signal to generate a filtered subtraction signal. The quantizer is coupled to the loop filter, and is arranged for generating a digital output signal according to the filtered subtraction signal. The feedback circuit is arranged for receiving the digital output signal to generate the feedback signal. In addition, the loop filter comprises a first amplifying stage, a noise extraction circuit and a noise cancellation circuit. The first amplifying stage is arranged for receiving the subtraction signal to generate an amplified subtraction signal. The noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified subtraction signal to generate a noise signal associated with noise components of the amplified subtraction signal. Besides, the subtraction signal from the difference between input signal and feedback one is extracted inside the first amplifying stage and also coupled to the noise extraction circuit to remove the amplified subtraction signal. The noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified subtraction signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified subtraction signal.
  • These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a diagram illustrating a filter with programmable gain amplifier function according to one embodiment of the present invention.
  • FIG. 2 shows an example of the noise extraction circuit shown in FIG. 1.
  • FIG. 3 is a detailed circuit structure of the filter according to one embodiment of the present invention.
  • FIG. 4 is a diagram illustrating a delta-sigma modulator with programmable gain amplifier function according to one embodiment of the present invention.
  • FIG. 5 shows an example of the noise extraction circuit shown in FIG. 4.
  • FIG. 6 is a detailed circuit structure of the delta-sigma modulator according to one embodiment of the present invention.
    •  DETAILED DESCRIPTION
  • Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . ”. The terms “couple” and “couples” are intended to mean either an indirect or a direct electrical connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.
  • FIG. 1 is a diagram illustrating a filter 100 with programmable gain amplifier function according to one embodiment of the present invention. As shown in FIG. 1, the filter 100 comprises a first amplifying stage 110, a second amplifying stage 120, one or more backend stages 130 and a noise extraction circuit 140. The first amplifying stage 110 comprises an input network circuit 111, an operational amplifier 112, two feedback network circuits 113 and 114, and a second network circuit 115, where the operational amplifier 112 receives an input signal Vin via the input network circuit 110 to generate an amplified input signal Vo1, the feedback network circuit 113 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 112, the feedback network circuit 114 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 112, and the amplified input signal Vo1 is transmitted to the second amplifying stage 120 via the second network circuit 115. The second amplifying stage 120 comprises an operational amplifier 122 and two feedback network circuits 123 and 124, where the feedback network circuit 123 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 122, the feedback network circuit 124 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 122.
  • Because of noise components of the input signal Vin and noise components Vnop and Vnon contributed by the operational amplifier 112, the amplified input signal Vo1 may have obvious noise components. The input signal Vin is coupled to the noise extraction circuit 140 to remove the amplified input signal Vo1 at the output of the noise extraction circuit 140. To cancel or alleviate the noise components without influencing signal components of the amplified input signal Vo1, the noise extraction circuit 140 provides a noise signal that is equivalent to the noise components of the amplified input signal Vo1, and a noise cancellation circuit (which is implemented by nodes N1 and N2 shown in FIG. 1) cancels or alleviates the noise components of the amplified input signal Vo1 by using the noise signal generated by the noise extraction circuit 140, to generate a noise-cancelled amplified input signal. Then, the noise-cancelled amplified input signal is processed by the second amplifying stage 120 and the backend stages 130 to generate an output signal Vout.
  • In this embodiment, the noise signal generated by the noise extraction circuit 140 is a current signal, and the amplified input signal Vo1 is transformed to be current signals by using the second network circuit 115. Therefore, the noise-cancelled amplified input signal can be simply obtained by using the nodes N1 and N2 to combine the amplified input signal Vo1 and the noise signal.
  • FIG. 2 shows an example of the noise extraction circuit 140. In the embodiment shown in FIG. 2, the noise extraction circuit 140 comprises a scaled input network circuit 141, an auxiliary operational amplifier 142, three scaled feedback network circuits 143, 144 and 146, and a second network circuit 145. The scaled input network circuit 141 and the scaled feedback network circuit 146 are coupled between the input signal Vin and the auxiliary operational amplifier 142. The scalded feedback network circuit 143 is coupled between a positive input terminal and a negative output terminal of the auxiliary operational amplifier 142. The scalded feedback network circuit 144 is coupled between a negative input terminal and a positive output terminal of the auxiliary operational amplifier 142. The second network circuit 145 is coupled between the auxiliary operational amplifier 142 and the nodes N1 and N2.
  • In this embodiment, the circuit blocks of the noise extraction circuit 140 and the corresponding circuit blocks of the first amplifying stage 110 have the same structure with difference sizes, and their scaling factors are the same. For example, a size of the scaled input network circuit 141 may be one-tenth of a size of the input network circuit 111, a size of the scaled feedback network circuit 143, 144 or 146 may be one-tenth of a size of the feedback network circuit 113 or 114, and a size of the second scaled network circuit 145 is the same as second network circuit 115. Because a gain of the operational amplifier is determined based on a ratio between the feedback network circuit and the input network circuit, by using the aforementioned design, the operational amplifier 112 and the auxiliary operational amplifier 142 have the same transfer function.
  • Compared with the input network circuit 111, the scaled input network circuit 141 within the noise extraction circuit 140 receives the input signal in an inverse manner. By further using the scaled feedback network circuit 146 to receive the amplified input signal Vo1 to the auxiliary operational amplifier 142, the output of the auxiliary operational amplifier 142 can be exactly the noise components of the amplified input signal Vo1, without containing any signal component of the input signal Vin. By designing the auxiliary operational amplifier 142 not to generate any signal component of the input signal Vin, the noise contributed by the second amplifying stage 120 or other circuits will not go back to the input nodes of the filter 100 via the noise extraction circuit 140, that is a noise level of the input signal Vin will not be influenced by arranging the noise extraction circuit 140 within the filter 100.
  • In addition, the noise contributed by the second amplifying stage 120 or other circuits may go back to the input nodes of the filter 100 via the first amplifying stage 110. To alleviate this noise, the gain determined by the input network circuit 111 and the feedback network circuit 113/114 is greater than one, and the noise contributed by the second amplifying stage 120 will be attenuated when passing through the first amplifying stage 110.
  • FIG. 3 is a detailed circuit structure of the filter 100 according to one embodiment of the present invention. As shown in FIG. 3, for the first amplifying stage 110, the input network circuit 111 is implemented by two resistors R0, the feedback network circuit 113/114 is implemented by a resistor R1 and a capacitor C1, and the second network circuit 115 is implemented by two resistors R2. For the second amplifying stage 120, the feedback network circuit 123/124 is implemented by a resistor R3 and a capacitor C3. For the noise extraction circuit 140, the scaled input network circuit 141 is implemented by two resistors R0′, the scaled feedback network circuit 143/144/146 is implemented by a resistor R1′ and a capacitor C1′, and the second network circuit 145 is implemented by two resistors R2. In this embodiment, the scaling factors for each circuit within the noise extraction circuit 140 and the corresponding circuit within the first amplifying stage 110 are the same. In detail, a ratio between R0 and R0′, a ratio between a ratio between R1 and R1′, and a ratio between C1 and C1′ are the same (i.e. (R0/R0′)=(R1/R1′)=(C1/C1′)). Furthermore, a resistance of the resistor R1 is designed to be greater than a resistance of the resistor R0 to make the gain of the operational amplifier 112 greater than one, and a resistance of the resistor R1′ is designed to be greater than a resistance of the resistor R0′ to make the gain of the auxiliary operational amplifier 142 greater than one.
  • FIG. 4 is a diagram illustrating a delta-sigma modulator 400 according to one embodiment of the present invention, where the delta-sigma modulator 400 is a continuous-time delta-sigma modulator type analog to digital converter (ADC). As shown in FIG. 4, the delta-sigma modulator 400 comprises an input network circuit 402, a receiving circuit implemented by nodes Nin1 and Nin2, a loop filter 404, a quantizer 406, a phase delay/adjusting circuit 407, a data weighted averaging (DWA) circuit 408, and a digital-to-analog converters (DAC) 409.
  • In the operations of the delta-sigma modulator 400, the receiving circuit Nin1 and Nin2 receive an input signal Vin and a feedback signal VFB, and calculates a difference by subtracting the feedback signal VFB by the input signal Vin to generate a subtraction signal. Then, the loop filter 404 filters the subtraction signal to generate a filtered subtraction signal. The quantizer 406 generates a digital output signal Dout according to the filtered subtraction signal. Then, the digital output signal Dout is processed by the phase delay/adjusting circuit 160, the DWA circuit 408, and the DAC 409 to generate the feedback signal VFB to the receiving circuit Nin1 and Nin2.
  • Because the embodiments of the present invention focus on the designs of the loop filter 404, detailed descriptions about the other elements are therefore omitted here.
  • The loop filter 404 comprises a first amplifying stage 410, a second amplifying stage 420, one or more backend stage(s) 430 and two feed- forward network circuit 432 and 434. The first amplifying stage 410 comprises an operational amplifier 412, two feedback network circuits 413 and 414 and a second network circuit 415, where the operational amplifier 412 receives the subtraction signal (i.e. the difference between the input signal Vin and the feedback signal VFB) from the receiving circuit Nin1 and Nin2 to generate an amplified subtraction signal Vo1, the feedback network circuit 143 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 412, the feedback network circuit 414 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 412, and the amplified subtraction signal Vo1 is transmitted to the second amplifying stage 420 via the second network circuit 415. The second amplifying stage 420 comprises an operational amplifier 422 and two feedback network circuits 423 and 424, where the feedback network circuit 423 is coupled between a positive input terminal and a negative output terminal of the operational amplifier 422, the feedback network circuit 424 is coupled between a negative input terminal and a positive output terminal of the operational amplifier 422. The feed- forward network circuits 432 and 434 are coupled between the second network circuit 415, the backend stages 430 and an output of the loop filter 404.
  • Because of noise components of the input signal Vin and noise components Vnop and Vnon contributed by the operational amplifier 412, the amplified subtraction signal Vo1 may have obvious noise components. Besides, the subtraction signal from the difference between input signal Vin and feedback one VFB is extracted inside the operational amplifier 412 and also coupled to the noise extraction circuit 440 to remove the amplified subtraction signal. To cancel or alleviate the noise components without influencing signal components of the amplified subtraction signal Vo1, the noise extraction circuit 440 provides a noise signal that is equivalent to the noise components of the amplified subtraction signal Vo1, and a noise cancellation circuit (which is implemented by nodes N1 and N2 shown in FIG. 4) cancels or alleviates the noise components of the amplified subtraction signal Vo1 by using the noise signal generated by the noise extraction circuit 440, to generate a noise-cancelled amplified subtraction signal. Then, the noise-cancelled amplified input signal is processed by the second amplifying stage 440, the backend stages 430 and the quantizer 406 to generate the digital output signal Dout.
  • In this embodiment, the noise signal generated by the noise extraction circuit 440 is a current signal, and the amplified subtraction signal Vo1 is transformed to be current signals by using the second network circuit 415. Therefore, the noise-cancelled amplified subtraction signal can be simply obtained by using the nodes N1 and N2 to combine the amplified subtraction signal Vo1 and the noise signal.
  • FIG. 5 shows an example of the noise extraction circuit 440. In the embodiment shown in FIG. 5, the noise extraction circuit 440 comprises an auxiliary operational amplifier 442, three scaled feedback network circuits 441, 443, and 444, and a second network circuit 445. The scaled feedback network circuit 441 are coupled between the amplified subtraction signal Vo1 and the auxiliary operational amplifier 442. The scalded feedback network circuit 443 is coupled between a positive input terminal and a negative output terminal of the auxiliary operational amplifier 442. The scalded feedback network circuit 444 is coupled between a negative input terminal and a positive output terminal of the auxiliary operational amplifier 442. The second network circuit 445 is coupled between the auxiliary operational amplifier 442 and the nodes N1 and N2.
  • In this embodiment, the circuit blocks of the noise extraction circuit 440 and the corresponding circuit blocks of the first amplifying stage 410 have the same structure with difference sizes, and their scaling factors are the same. For example, a size of the scaled feedback network circuit 441, 443 or 444 may be one-tenth of a size of the feedback network circuit 413 or 414, and a size of the second scaled network circuit 445 may also be one-tenth of a size of the second network circuit 415. Because a gain of the operational amplifier is determined based on a ratio between the feedback network circuit and the input network circuit, by using the aforementioned design, the operational amplifier 412 and the auxiliary operational amplifier 442 have the same transfer function.
  • The subtraction signal generated by the receiving circuit Nin1 and Nin2 is a differential pair, the amplified subtraction signal Vo1 generated by the operational amplifier 412 is also a differential pair comprising Vo1+ and Vo1−. In addition, the operational amplifier 412 also generates two current signals Io1+ and Io1−, where the current signal Io1+ is extracted from one of the subtraction signal pair, or the current signal Io1+ may be obtained from the subtraction signal pair (this current obtained from a current flowing through the feedback network circuit 414 with the scaling factor equal to that of the scaled feedback network circuit 444); and the current signal Io1− is extracted from the other one of the subtraction signal pair, or the current signal Io1− may be obtained from the other one of the subtraction signal pair (this current obtained from a current flowing through the feedback network circuit 413 with the scaling factor equal to that of the scaled feedback network circuit 443).
  • In the noise extraction circuit 440, the positive input terminal of the auxiliary operational amplifier 442 is coupled to the current signal Io1− and the subtraction signal Vo1+, and the negative input terminal of the auxiliary operational amplifier 442 is coupled to the current signal Io1+ and the subtraction signal Vo1−, and the scaled feedback network circuit 441, 443 or 444 are the same. By using the noise extraction circuit 440 shown in FIG. 4, the output of the auxiliary operational amplifier 442 can be exactly the same as noise components of the amplified subtraction signal Vo1, without containing any signal component of the input signal Vin or the subtraction signal. By designing the auxiliary operational amplifier 442 not to generate any signal component of the input signal Vin or the subtraction signal, the noise contributed by the second amplifying stage 420 or other circuits will not go back to the input nodes of the delta-sigma modulator 400 via the noise extraction circuit 440, that is a noise level of the input signal Vin will not be influenced by arranging the noise extraction circuit 440 delta-sigma modulator 400.
  • In addition, the noise contributed by the second amplifying stage 420 or other circuits may go back to the input nodes of the delta-sigma modulator 400 via the first amplifying stage 410. To alleviate this noise, the gain of operational amplifier 412 is greater than one, and the noise contributed by the second amplifying stage 420 will be attenuated when passing through the first amplifying stage 410.
  • FIG. 6 is a detailed circuit structure of the delta-sigma modulator 400 according to one embodiment of the present invention. As shown in FIG. 6, the input network circuit 402 is implemented by two resistors R0. For the first amplifying stage 410, the feedback network circuit 413/414 is implemented by a capacitor C1, and a second network circuit 415 is implemented by two resistors R1. For the second amplifying stage 420, the feedback network circuit 423/424 is implemented by a capacitor C2. For the noise extraction circuit 440, the scaled feedback network circuit 441/443/444 is implemented by a capacitor C1′, and a second network circuit 445 is implemented by two resistors R1. The feed-forward network circuit 432/434 is implemented by resistors R2 and R3. In this embodiment, the scaling factors for each circuit within the noise extraction circuit 440 and the corresponding circuit within the first amplifying stage 410 are the same. In detail, a ratio between C1 and C1′ in scaled feedback network 441/443/444 is the same. Furthermore, because both the first amplifying stage 410 and the noise extraction circuit are an integrator, their gain are much greater than one.
  • Briefly summarized, in the Feed-forward operational amplifier noise cancellation technique of the present invention, a noise extraction circuit is used to obtain the noise components of the output of the first amplifying stage, and the noise signal generated by the noise extraction circuit is forwarded to the input of the second amplifying stage to cancel or alleviate the noise components of the output of the first amplifying stage (or alleviate the noise components of the second amplifying stage). In addition, the noise extraction circuit has a smaller chip area to save the manufacturing cost, and the noise extraction circuit is designed to not generate any signal component to prevent the noise contributed by the second amplifying stage from going back to the input node. Therefore, the circuit of the present invention can effectively lower the noise without increasing too much chip area.
  • Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (37)

1. A circuit, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal, wherein the noise extraction circuit does not generate a signal component of the input signal or the amplified input signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
2. The circuit of claim 1, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal.
3. The circuit of claim 1, wherein the amplified input signal and the noise signal are current signals, and the circuit further comprising:
a second amplifying stage, wherein the second amplifying stage comprises an operational amplifier, and input nodes of the operational amplifier receives the amplified input signal and the noise signal to obtain the noise-cancelled amplified input signal.
4. The circuit of claim 1, wherein a gain of the first amplifying stage is greater than one.
5. The circuit of claim 1, wherein noise extraction circuit receives the input signal and the amplified input signal to generate a noise signal, and the first amplifying stage comprises:
an operational amplifier;
an input network circuit, wherein the operational amplifier receives the input signal via the input network circuit; and
a feedback network circuit, coupled between input terminals and output terminals of the operational amplifier; and
the noise extraction circuit comprises:
an auxiliary operational amplifier;
a scaled input network circuit, wherein the auxiliary operational amplifier receives the input signal via the scaled input network circuit;
a first scaled feedback network circuit, coupled between input terminals and output terminals of the auxiliary operational amplifier; and
a second scaled feedback network circuit, wherein the auxiliary operational amplifier receives the amplified input signal via the second scaled feedback network circuit.
6. The circuit of claim 5, wherein the auxiliary input network circuit and the input network circuit have same circuit structure with different sizes, and the first auxiliary feedback network circuit and the feedback network circuit have same circuit structure with different sizes.
7. The circuit of claim 6, wherein a size ratio between the input network circuit and the auxiliary input network circuit is the same as a size ratio between the feedback network circuit and the first auxiliary feedback network circuit.
8. The circuit of claim 5, wherein the first auxiliary feedback network circuit and the second auxiliary feedback network circuit are the same.
9. The circuit of claim 5, wherein the input signal comprises a first input signal and a second input signal serving as a differential pair, the first input signal is inputted into a positive input terminal of the operational amplifier, and the second input signal is inputted into a negative input terminal of the operational amplifier via the input network circuit; and the first input signal is inputted into a negative input terminal of the auxiliary operational amplifier, and the second input signal is inputted into a positive input terminal of the auxiliary operational amplifier via the auxiliary input network circuit.
10. The circuit of claim 9, wherein the amplified input signal comprises an amplified first input signal and an amplified second input signal, the amplified first input signal is inputted into the positive input terminal of the auxiliary operational amplifier, and the amplified second input signal is inputted into the negative input terminal of the auxiliary operational amplifier via the second auxiliary feedback network circuit.
11. The circuit of claim 5, wherein the circuit is applied to a filter with programmable gain amplifier.
12. The circuit of claim 1, wherein noise extraction circuit a current signal extracted from the input signal and the amplified input signal to generate a noise signal, and the first amplifying stage comprises:
an operational amplifier, for receiving the input signal;
a feedback network circuit, coupled between input terminals and output terminals of the operational amplifier; and
the noise extraction circuit comprises:
an auxiliary operational amplifier;
a first scaled feedback network circuit, coupled between input terminals and output terminals of the auxiliary operational amplifier; and
a second scaled feedback network circuit, wherein the auxiliary operational amplifier receives the current signal via the second scaled feedback network circuit.
13. The circuit of claim 12, wherein the auxiliary input network circuit and the input network circuit have same circuit structure with different sizes, and the first auxiliary feedback network circuit and the feedback network circuit have same circuit structure with different sizes.
14. The circuit of claim 12, wherein the first auxiliary feedback network circuit and the second auxiliary feedback network circuit are the same.
15. The circuit of claim 12, wherein the circuit is applied to a delta-sigma modulator.
16. A filter with programmable gain amplifier, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
17. The filter of claim 16, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate signal components of the input signal or the amplified input signal.
18. A delta-sigma modulator, comprising:
a receiving circuit, for receiving an input signal and a feedback signal to generate a subtraction signal;
a loop filter, coupled to the receiving circuit, for receiving the subtraction signal to generate a filtered subtraction signal;
a quantizer, coupled to the loop filter, for generating a digital output signal according to the filtered subtraction signal; and
a feedback circuit, for receiving the digital output signal to generate the feedback signal;
wherein the loop filter comprises:
a first amplifying stage, for receiving the subtraction signal to generate an amplified subtraction signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified subtraction signal to generate a noise signal associated with noise components of the amplified subtraction signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified subtraction signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
19. The delta-sigma modulator of claim 18, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate any signal component of the input signal or the amplified input signal.
20. A circuit, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate only a noise signal associated with noise components of the amplified input signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by combining the amplified input signal within the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.
21. The circuit of claim 20, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate signal components of the input signal or the amplified input signal.
22. The circuit of claim 20, wherein the amplified input signal and the noise signal are current signals, and the circuit further comprising:
a second amplifying stage, wherein the second amplifying stage comprises an operational amplifier, and input nodes of the operational amplifier receives the amplified input signal and the noise signal to obtain the noise-cancelled amplified input signal.
23. The circuit of claim 20, wherein a gain of the first amplifying stage is greater than one.
24. A circuit, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal;
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal; and
a second amplifying stage, wherein the second amplifying stage comprises an operational amplifier, and input nodes of the operational amplifier receives the amplified input signal and the noise signal to obtain the noise-cancelled amplified input signal
wherein the amplified input signal and the noise signal are current signals.
25. The circuit of claim 24, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate signal components of the input signal or the amplified input signal.
26. The circuit of claim 24, wherein a gain of the first amplifying stage is greater than one.
27. A circuit, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal;
wherein a gain of the first amplifying stage is greater than one.
28. The circuit of claim 27, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate signal components of the input signal or the amplified input signal.
29. The circuit of claim 27, wherein the amplified input signal and the noise signal are current signals, and the circuit further comprising:
a second amplifying stage, wherein the second amplifying stage comprises an operational amplifier, and input nodes of the operational amplifier receives the amplified input signal and the noise signal to obtain the noise-cancelled amplified input signal.
30. A circuit, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal;
wherein noise extraction circuit receives the input signal and the amplified input signal to generate a noise signal, and the first amplifying stage comprises:
an operational amplifier;
an input network circuit, wherein the operational amplifier receives the input signal via the input network circuit; and
a feedback network circuit, coupled between input terminals and output terminals of the operational amplifier; and
the noise extraction circuit comprises:
an auxiliary operational amplifier;
a scaled input network circuit, wherein the auxiliary operational amplifier receives the input signal via the scaled input network circuit;
a first scaled feedback network circuit, coupled between input terminals and output terminals of the auxiliary operational amplifier; and
a second scaled feedback network circuit, wherein the auxiliary operational amplifier receives the amplified input signal via the second scaled feedback network circuit.
31. The circuit of claim 30, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate signal components of the input signal or the amplified input signal.
32. The circuit of claim 30, wherein the amplified input signal and the noise signal are current signals, and the circuit further comprising:
a second amplifying stage, wherein the second amplifying stage comprises an operational amplifier, and input nodes of the operational amplifier receives the amplified input signal and the noise signal to obtain the noise-cancelled amplified input signal.
33. The circuit of claim 30, wherein a gain of the first amplifying stage is greater than one.
34. A circuit, comprising:
a first amplifying stage, for receiving an input signal to generate an amplified input signal;
a noise extraction circuit, coupled to the first amplifying stage, for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal; and
a noise cancellation circuit, coupled to the first amplifying stage and the noise extraction circuit, for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal;
wherein noise extraction circuit a current signal extracted from the input signal and the amplified input signal to generate a noise signal, and the first amplifying stage comprises:
an operational amplifier, for receiving the input signal;
a feedback network circuit, coupled between input terminals and output terminals of the operational amplifier; and
the noise extraction circuit comprises:
an auxiliary operational amplifier;
a first scaled feedback network circuit, coupled between input terminals and output terminals of the auxiliary operational amplifier; and
a second scaled feedback network circuit, wherein the auxiliary operational amplifier receives the current signal via the second scaled feedback network circuit.
35. The circuit of claim 34, wherein the noise extraction circuit generates the noise signal that is equivalent to the noise components of the amplified input signal, and the noise extraction circuit does not generate signal components of the input signal or the amplified input signal.
36. The circuit of claim 34, wherein the amplified input signal and the noise signal are current signals, and the circuit further comprising:
a second amplifying stage, wherein the second amplifying stage comprises an operational amplifier, and input nodes of the operational amplifier receives the amplified input signal and the noise signal to obtain the noise-cancelled amplified input signal.
37. The circuit of claim 34, wherein a gain of the first amplifying stage is greater than one.
US15/652,207 2016-08-17 2017-07-17 Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator Active US9929742B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US15/652,207 US9929742B2 (en) 2016-08-17 2017-07-17 Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator
CN201710630124.1A CN107769735B (en) 2016-08-17 2017-07-28 Amplifying circuit, filter and delta-sigma modulator
EP17184344.4A EP3293879A3 (en) 2016-08-17 2017-08-01 Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator
TW106127605A TWI631816B (en) 2016-08-17 2017-08-15 Amplifying circuit and associated filter and delta-sigma modulator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662375921P 2016-08-17 2016-08-17
US15/652,207 US9929742B2 (en) 2016-08-17 2017-07-17 Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator

Publications (2)

Publication Number Publication Date
US20180054213A1 true US20180054213A1 (en) 2018-02-22
US9929742B2 US9929742B2 (en) 2018-03-27

Family

ID=59506198

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/652,207 Active US9929742B2 (en) 2016-08-17 2017-07-17 Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator

Country Status (4)

Country Link
US (1) US9929742B2 (en)
EP (1) EP3293879A3 (en)
CN (1) CN107769735B (en)
TW (1) TWI631816B (en)

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3980967A (en) 1975-03-14 1976-09-14 Bell Telephone Laboratories, Incorporated Differential feedback amplifier with frequency-shaped reference signal
US4276514A (en) 1979-07-09 1981-06-30 Trw Inc. Wideband, phase compensated amplifier with negative feedback of distortion components in the output signal
US4523152A (en) 1982-04-01 1985-06-11 Unisearch Limited High-efficiency feedforward-error-correction amplifier
JPS60127805A (en) 1983-12-14 1985-07-08 Nippon Gakki Seizo Kk Amplifier circuit cancelling distortion
JPH06101812B2 (en) * 1985-12-25 1994-12-12 三菱電機株式会社 Noise reduction device
US4926134A (en) 1988-12-29 1990-05-15 Westinghouse Electric Corp. Gain monitoring of distortion cancellation amplifiers in a feedforward linear amplifier
US6329876B1 (en) 1999-01-04 2001-12-11 Tripath Technology, Inc. Noise reduction scheme for operational amplifiers
US6684065B2 (en) * 1999-12-20 2004-01-27 Broadcom Corporation Variable gain amplifier for low voltage applications
US6476674B2 (en) 2001-01-24 2002-11-05 Momentum Data Systems Method and apparatus for error correction of amplifier
US20020130716A1 (en) * 2001-03-14 2002-09-19 Lawrence Larson Linearization circuit and technique for a power combining network, or diplexer; especially as may use high temperature superconducting filters
JP3773817B2 (en) * 2001-07-13 2006-05-10 三洋電機株式会社 Noise canceller
US6731165B1 (en) 2003-01-06 2004-05-04 Daniel J. Marz Electronic amplifier
US7015753B2 (en) 2003-06-02 2006-03-21 Edo Communications And Countermeasures Systems Inc. Digital signal processing based implementation of a feed forward amplifier
US8193845B2 (en) * 2010-07-06 2012-06-05 Microchip Technology Incorporated Binary-weighted delta-sigma fractional-N frequency synthesizer with digital-to-analog differentiators canceling quantization noise
CN101931765B (en) * 2010-08-11 2013-03-13 无锡辐导微电子有限公司 Broadband tuner based on band pass sigma-delta modulation and method thereof
TWI509983B (en) * 2011-02-01 2015-11-21 Wistron Neweb Corp Temperature compensating device and satellite signal receiving system
US8390495B2 (en) * 2011-07-15 2013-03-05 Mediatek Singapore Pte. Ltd. MIMO delta-sigma delta analog-to-digital converter using noise canceling
US8725105B2 (en) * 2012-05-24 2014-05-13 Mediatek Inc. Low noise amplifier and saw-less receiver with low-noise amplifier
CN204578473U (en) * 2014-06-17 2015-08-19 南京美辰微电子有限公司 Improve the distortion cancellation biasing circuit of Amplifier linearity

Also Published As

Publication number Publication date
EP3293879A2 (en) 2018-03-14
CN107769735B (en) 2021-02-19
TW201807950A (en) 2018-03-01
US9929742B2 (en) 2018-03-27
EP3293879A3 (en) 2018-04-11
TWI631816B (en) 2018-08-01
CN107769735A (en) 2018-03-06

Similar Documents

Publication Publication Date Title
US9537497B2 (en) Continuous time delta sigma modulator, analog to digital converter and associated compensation method
JP5754550B2 (en) ΔΣ modulator and ΔΣ A / D converter
US8077066B2 (en) ΔΣ modulator
US7880654B2 (en) Continuous-time sigma-delta modulator with multiple feedback paths having independent delays
Kim et al. A 0.9 V 92 dB double-sampled switched-RC delta-sigma audio ADC
US9019136B2 (en) Sigma-delta modulators with high speed feed-forward architecture
US9948318B1 (en) Delta-sigma modulator and method for enhancing stability of delta-sigma modulator
US7365668B2 (en) Continuous-time delta-sigma analog digital converter having operational amplifiers
EP2410659A2 (en) A multi-bit sigma-delta modulator with reduced number of bits in feedback path
US10581453B1 (en) Precision current-to-digital converter
US10491237B1 (en) Continuous-time delta-sigma modulator
CN108336998B (en) Analog-to-digital conversion device and analog-to-digital conversion method
KR101960180B1 (en) Discrete-time integrator circuit with operational amplifier gain compensation function
US20080068241A1 (en) Sigma-delta modulator
US7043206B2 (en) Fully integrated offset compensation feedback circuit
US20050093728A1 (en) Adding circuit suitable for sigma-delta modulator circuits
US9929742B2 (en) Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator
US11502698B1 (en) Dual loop passive sigma-delta modulator
US20220416809A1 (en) Sigma delta modulator and method therefor
US9628103B2 (en) Multi-mode discrete-time delta-sigma modulator power optimization using split-integrator scheme
Koh et al. A sigma-delta ADC with a built-in anti-aliasing filter for Bluetooth receiver in 130nm digital process
WO2019057990A1 (en) Continuous-time delta-sigma modulator with inverting-amplifying chains
Liu et al. MASH 1-1-1 CT ΔΣ M with FIR DAC and Loop-Unrolling Quantizer
Geddada et al. Blocker tolerant wideband continuous time sigma-delta modulator for wireless applications

Legal Events

Date Code Title Description
AS Assignment

Owner name: MEDIATEK INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TSAI, HUNG-CHIEH;REEL/FRAME:043026/0470

Effective date: 20170717

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4