US20180033690A1 - Method and structure of forming low resistance interconnects - Google Patents
Method and structure of forming low resistance interconnects Download PDFInfo
- Publication number
- US20180033690A1 US20180033690A1 US15/225,003 US201615225003A US2018033690A1 US 20180033690 A1 US20180033690 A1 US 20180033690A1 US 201615225003 A US201615225003 A US 201615225003A US 2018033690 A1 US2018033690 A1 US 2018033690A1
- Authority
- US
- United States
- Prior art keywords
- line
- interconnect structure
- dielectric material
- opening
- line level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 54
- 229910052751 metal Inorganic materials 0.000 claims abstract description 115
- 239000002184 metal Substances 0.000 claims abstract description 115
- 229910001092 metal group alloy Inorganic materials 0.000 claims abstract description 104
- 235000017166 Bambusa arundinacea Nutrition 0.000 claims abstract description 61
- 235000017491 Bambusa tulda Nutrition 0.000 claims abstract description 61
- 241001330002 Bambuseae Species 0.000 claims abstract description 61
- 235000015334 Phyllostachys viridis Nutrition 0.000 claims abstract description 61
- 239000011425 bamboo Substances 0.000 claims abstract description 61
- 239000003989 dielectric material Substances 0.000 claims description 133
- 239000004065 semiconductor Substances 0.000 claims description 96
- 239000000463 material Substances 0.000 claims description 90
- 230000004888 barrier function Effects 0.000 claims description 78
- 238000009792 diffusion process Methods 0.000 claims description 78
- 230000009977 dual effect Effects 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 17
- 238000000137 annealing Methods 0.000 claims description 3
- 238000007747 plating Methods 0.000 description 12
- 238000005137 deposition process Methods 0.000 description 10
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 239000010949 copper Substances 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 239000012212 insulator Substances 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 6
- 239000000956 alloy Substances 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 5
- 238000001459 lithography Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 238000000227 grinding Methods 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 238000000224 chemical solution deposition Methods 0.000 description 3
- 229910052739 hydrogen Inorganic materials 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 2
- 229910017767 Cu—Al Inorganic materials 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 229910000510 noble metal Inorganic materials 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 229920000412 polyarylene Polymers 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 229910052703 rhodium Inorganic materials 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- CNCZOAMEKQQFOA-HZQGBTCBSA-N 4-[(2s,3s,4r,5r,6r)-4,5-bis(3-carboxypropanoyloxy)-2-methyl-6-[[(2r,3r,4s,5r,6s)-3,4,5-tris(3-carboxypropanoyloxy)-6-[2-(3,4-dihydroxyphenyl)-5,7-dihydroxy-4-oxochromen-3-yl]oxyoxan-2-yl]methoxy]oxan-3-yl]oxy-4-oxobutanoic acid Chemical compound OC(=O)CCC(=O)O[C@@H]1[C@H](OC(=O)CCC(O)=O)[C@@H](OC(=O)CCC(O)=O)[C@H](C)O[C@H]1OC[C@@H]1[C@@H](OC(=O)CCC(O)=O)[C@H](OC(=O)CCC(O)=O)[C@@H](OC(=O)CCC(O)=O)[C@H](OC=2C(C3=C(O)C=C(O)C=C3OC=2C=2C=C(O)C(O)=CC=2)=O)O1 CNCZOAMEKQQFOA-HZQGBTCBSA-N 0.000 description 1
- 229910018182 Al—Cu Inorganic materials 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000575 Ir alloy Inorganic materials 0.000 description 1
- 229910000929 Ru alloy Inorganic materials 0.000 description 1
- 235000003976 Ruta Nutrition 0.000 description 1
- 240000005746 Ruta graveolens Species 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 125000003118 aryl group Chemical group 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 125000002915 carbonyl group Chemical group [*:2]C([*:1])=O 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 125000005647 linker group Chemical group 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910052754 neon Inorganic materials 0.000 description 1
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 235000005806 ruta Nutrition 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 125000003107 substituted aryl group Chemical group 0.000 description 1
- 150000003457 sulfones Chemical class 0.000 description 1
- 150000003462 sulfoxides Chemical class 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
Definitions
- the present application relates to a semiconductor structure and a method of forming the same. More particularly, the present application relates to a low resistance interconnect structure containing a combined via level/line level interconnect structure and an overlying line level interconnect structure both of which include a metal or metal alloy having a bamboo microstructure. The present application also provides a method of forming the same.
- semiconductor devices include a plurality of circuits that form an integrated circuit (IC) fabricated on a semiconductor substrate.
- IC integrated circuit
- a complex network of signal paths will normally be routed to connect the circuit elements distributed on the surface of the substrate. Efficient routing of these signals across the device requires formation of multilevel or multilayered schemes, such as, for example, single or dual damascene wiring structures.
- the wiring structure which may also be referred to as an interconnect structure, typically includes copper, Cu, since Cu based interconnects provide higher speed signal transmission between large numbers of transistors on a complex semiconductor chip as compared with aluminum, Al, based interconnects.
- metal vias run perpendicular to the semiconductor substrate and metal lines run parallel to the semiconductor substrate. Further enhancement of the signal speed and reduction of signals in adjacent metal lines (known as “crosstalk”) are achieved in today's IC product chips by embedding the metal lines and metal vias in a dielectric material having a dielectric constant of less than 4.0.
- interconnect structures As the dimensions of the interconnect structures become smaller, the resistivity of the interconnect structures increases dramatically. This becomes a challenge for the development of current and future semiconductor nodes. As such, there is a need for providing interconnect structures having low resistance which can be used in today's and future semiconductor technology nodes.
- Low resistance interconnect structures containing a combined via level/line level interconnect structure and an overlying line level interconnect structure are provided in which both interconnect structures include a metal or metal alloy having a bamboo microstructure.
- the bamboo microstructure of the interconnect structures of the present application is superior to a polycrystalline microstructure that is present in existing interconnect structures.
- a bamboo microstructure may provide enhanced mechanical and electrical properties as compared to an interconnect structure that contains a polycrystalline microstructure which can lead to a low resistance interconnect structure.
- a semiconductor structure in one aspect of the present application, includes a combined via level/line level interconnect structure embedded in a first interconnect dielectric material layer.
- the structure further includes a line level interconnect structure embedded at least in part in a second interconnect dielectric material layer and located on at least a portion of the combined via level/line level interconnect structure.
- the combined via level/line level interconnect structure comprises a first conductive metal or metal alloy having a bamboo microstructure
- the line level interconnect structure comprises a second conductive metal or metal alloy having a bamboo microstructure.
- a method of forming a semiconductor structure may include forming a combined via level/line level interconnect structure embedded in a first interconnect dielectric material layer.
- a line level interconnect structure which is embedded at least in part in a second interconnect dielectric material layer and is located on at least a portion of the combined via level/line level interconnect structure is formed.
- the combined via level/line level interconnect structure comprises a first conductive metal or metal alloy having a bamboo microstructure
- the line level interconnect structure comprises a second conductive metal or metal alloy having a bamboo microstructure.
- FIG. 1 is a cross sectional view of an exemplary semiconductor structure including a first interconnect dielectric material layer having a dual damascene opening and located on a surface of a substrate that can be employed in accordance with an embodiment of the present application.
- FIG. 2 is a cross sectional view of the exemplary semiconductor structure of FIG. 1 after forming a continuous layer of a first diffusion barrier material.
- FIG. 3 is a cross sectional view of the exemplary semiconductor structure of FIG. 2 after forming a first conductive metal or metal alloy having a polycrystalline microstructure.
- FIG. 4 is a cross sectional view of the exemplary semiconductor structure of FIG. 3 after performing an anneal to convert the polycrystalline microstructure of the first conductive metal or metal alloy into a bamboo microstructure.
- FIG. 5 is a cross sectional view of the exemplary semiconductor structure of FIG. 4 after performing a planarization process.
- FIG. 6 is a cross sectional view of the exemplary semiconductor structure of FIG. 5 after forming a second interconnect dielectric material layer on the planarized semiconductor structure.
- FIG. 7A is a cross sectional view of the exemplary semiconductor structure of FIG. 6 after forming a line opening in the second interconnect dielectric material layer in which the line opening is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure.
- FIG. 7B is a cross sectional view of the exemplary semiconductor structure of FIG. 6 after forming a line opening in the second interconnect dielectric material layer in which the line opening is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure.
- FIG. 8 is a cross sectional view of the exemplary semiconductor structure of FIG. 7B after forming a continuous layer of a second diffusion barrier material and a second conductive metal or metal alloy having a polycrystalline microstructure.
- FIG. 9 is a cross sectional view of the exemplary semiconductor structure of FIG. 8 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure.
- FIG. 10 is cross sectional view of the exemplary semiconductor structure of FIG. 9 after performing a planarization process.
- FIG. 11 is a cross sectional view of the exemplary semiconductor structure of FIG. 5 after forming a dielectric capping layer on the planarized semiconductor structure in accordance with another embodiment of the present application.
- FIG. 12 is a cross sectional view of the exemplary semiconductor structure of FIG. 11 after forming a second interconnect dielectric material layer on the dielectric capping layer.
- FIG. 13A is a cross sectional view of the exemplary semiconductor structure of FIG. 12 after forming a line opening in the second interconnect dielectric material layer and the dielectric capping layer in which the line opening is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure.
- FIG. 13B is a cross sectional view of the exemplary semiconductor structure of FIG. 12 after forming a line opening in the second interconnect dielectric material layer and the dielectric capping layer in which the line opening is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure.
- FIG. 14 is a cross sectional view of the exemplary semiconductor structure of FIG. 13B after forming a continuous layer of a second diffusion barrier material and a second conductive metal or metal alloy having a polycrystalline microstructure.
- FIG. 15 is a cross sectional view of the exemplary semiconductor structure of FIG. 14 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure.
- FIG. 16 is cross sectional view of the exemplary semiconductor structure of FIG. 15 after performing a planarization process.
- FIG. 17 is a cross sectional view of the exemplary semiconductor structure of FIG. 5 after forming a metallic capping layer on the first conductive metal or metal alloy structure having the bamboo microstructure in accordance with yet another embodiment of the present application.
- FIG. 18 is a cross sectional view of the exemplary semiconductor structure of FIG. 17 after forming a second interconnect dielectric material layer.
- FIG. 19A is a cross sectional view of the exemplary semiconductor structure of FIG. 18 after forming a line opening in the second interconnect dielectric material layer and the metallic capping layer in which the line opening is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure.
- FIG. 19B is a cross sectional view of the exemplary semiconductor structure of FIG. 18 after forming an opening in the second interconnect dielectric material layer and the metallic capping layer in which the opening is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure.
- FIG. 20 is a cross sectional view of the exemplary semiconductor structure of FIG. 19B after forming a continuous layer of a second diffusion barrier material and a second conductive metal or metal alloy having a polycrystalline microstructure.
- FIG. 21 is a cross sectional view of the exemplary semiconductor structure of FIG. 20 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure.
- FIG. 22 is cross sectional view of the exemplary semiconductor structure of FIG. 21 after performing a planarization process.
- FIG. 1 there is illustrated an exemplary semiconductor structure including a first interconnect dielectric material layer 12 having a dual damascene opening 14 that can be employed in accordance with an embodiment of the present application.
- the first interconnect dielectric material layer 12 is located on a surface of a substrate 10
- the dual damascene opening 14 includes a combined via opening (labeled as ‘via’ in the drawings) and line opening (labeled as ‘line’ in the drawings); the via opening and the line opening are in communication with each other.
- a via opening has a width that is greater than a width of a line opening.
- the substrate 10 may be composed of a semiconductor material, an insulator material, a conductive material or any combination thereof.
- any material having semiconducting properties such as, for example, Si, SiGe, SiGeC, SiC, Ge, III/V compound semiconductors or II/VI compound semiconductors, may be used.
- the substrate 10 can be a layered semiconductor such as, for example, Si/SiGe, Si/SiC, silicon-on-insulators (SOIs) or silicon germanium-on-insulators (SGOIs).
- the insulator material can be an organic insulator, an inorganic insulator or any combination thereof including multilayers.
- the substrate 10 is a conductive material, the substrate may include, for example, polySi, an elemental metal, alloys of elemental metals, a metal silicide, a metal nitride or any combination thereof including multilayers.
- the substrate 10 When the substrate 10 is composed of a semiconductor material, one or more semiconductor devices such as, for example, complementary metal oxide semiconductor (CMOS) devices can be fabricated thereon.
- CMOS complementary metal oxide semiconductor
- the substrate 10 When the substrate 10 is composed of a combination of an insulator material and a conductive material, the substrate 10 may represent an underlying interconnect level of a multilayered interconnect structure.
- the first interconnect dielectric material layer 12 may be composed of any interlevel or intralevel dielectric including inorganic dielectrics or organic dielectrics.
- the first interconnect dielectric material layer 12 may be non-porous.
- the first interconnect dielectric material layer 12 may be porous.
- suitable dielectrics that can be used as the first interconnect dielectric material layer 12 include, but are not limited to, SiO 2 , silsesquioxanes, C doped oxides (i.e., organosilicates) that include atoms of Si, C, O and H, thermosetting polyarylene ethers, or multilayers thereof.
- polyarylene is used in this application to denote aryl moieties or inertly substituted aryl moieties which are linked together by bonds, fused rings, or inert linking groups such as, for example, oxygen, sulfur, sulfone, sulfoxide, carbonyl and the like.
- the first interconnect dielectric material layer 12 typically has a dielectric constant that is about 4.0 or less, with a dielectric constant of about 2.8 or less being more typical. All dielectric constants mentioned herein are relative to a vacuum, unless otherwise noted. These dielectrics generally have a lower parasitic cross talk as compared with dielectric materials that have a higher dielectric constant than 4.0.
- the thickness of the first interconnect dielectric material layer 12 may vary depending upon the type of dielectric material(s) used. In one example, the first interconnect dielectric material layer 12 may have a thickness from 50 nm to 1000 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range may also be employed in the present application for the thickness of first interconnect dielectric material layer 12 .
- the dual damascene opening 14 that is formed into the first interconnect dielectric material layer 12 can be formed by forming either the line opening or the via opening first, and thereafter forming the other of the line opening or via opening not previously formed.
- the line opening and the via opening may be formed utilizing a patterning process.
- the patterning process may include lithography and etching.
- the lithographic process includes forming a photoresist (not shown) atop the first interconnect dielectric material layer 12 , exposing the photoresist to a desired pattern of radiation and developing the exposed photoresist utilizing a conventional resist developer.
- the photoresist may be a positive-tone photoresist, a negative-tone photoresist or a hybrid-tone photoresist.
- a hard mask such as, for example, a layer of silicon dioxide and/or silicon nitride, can be interposed between the photoresist and the first interconnect dielectric material layer 12 .
- the etching process includes a dry etching process (such as, for example, reactive ion etching, ion beam etching, plasma etching or laser ablation), and/or a wet chemical etching process.
- reactive ion etching is used in providing the dual damascene opening 14 into at least the first interconnect dielectric material layer 12 .
- the etching process includes a first pattern transfer step in which the pattern provided to the photoresist is transferred to the hard mask, the patterned photoresist is then removed by an ashing step, and thereafter, a second pattern transfer step is used to transfer the pattern from the patterned hard mask into the underlying first interconnect dielectric material layer 12 .
- the dual damascene opening 14 is formed utilizing at least one iteration of the above mentioned lithography and etching steps.
- the depth of the dual damascene opening 14 that is formed into the first interconnect dielectric material layer 12 may vary. In some embodiments, the dual damascene opening 14 may extend entirely through the first interconnect dielectric material layer 12 . In yet other embodiments, the dual damascene opening 14 stops within the first interconnect dielectric material layer 12 itself. In yet further embodiments, different depth dual damascene openings 14 can be formed into the first interconnect dielectric material layer 12 .
- the line opening of the dual damascene opening 14 has an aspect ratio (height, h 1 , to width, w 1 ) of less than 2.5.
- the aspect ratio of the line opening of the dual damascene opening 14 is from 0.3 to 2.0.
- FIG. 2 there is illustrated the exemplary semiconductor structure of FIG. 1 after forming a continuous layer of a first diffusion barrier material 16 .
- the continuous layer of the first diffusion barrier material 16 is formed on the topmost surface of the first interconnect dielectric material layer 12 and lines the entirety of the dual damascene opening 14 .
- the continuous layer of the first diffusion barrier material 16 includes any diffusion barrier material or stack of diffusion barrier materials that can serve as a barrier to prevent a conductive material from diffusing there through.
- diffusion barrier materials that can provide the continuous layer of the first diffusion barrier material 16 include, but are not limited to, Ta, TaN, Ti, TiN, Ru, RuN, Co, CoN, RuTa, RuTaN, W, or WN.
- the thickness of the continuous layer of the first diffusion barrier material 16 may vary depending on the deposition process used as well as the type of diffusion material employed.
- the continuous layer of the first diffusion barrier material 16 may have a thickness from 2 nm to 50 nm; although other thicknesses for the continuous layer of the first diffusion barrier material 16 are contemplated and can be employed in the present application.
- the continuous layer of the first diffusion barrier material 16 can be formed by a deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), physical vapor deposition (PVD), sputtering, chemical solution deposition or plating.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- sputtering chemical solution deposition or plating.
- an optional plating seed layer (not specifically shown) can be formed on the surface of the continuous layer of the first diffusion barrier material 16 .
- the optional plating seed layer is also a continuous layer.
- the optional plating seed layer is employed to selectively promote subsequent electroplating of a pre-selected conductive metal or metal alloy.
- the optional plating seed layer may be composed of Cu, a Cu alloy, Ir, an Ir alloy, Ru, a Ru alloy (e.g., TaRu alloy) or any other suitable noble metal or noble metal alloy having a low metal-plating overpotential.
- Cu or a Cu alloy plating seed layer is employed, when a Cu metal is to be subsequently formed.
- the thickness of the optional seed layer may vary depending on the material of the optional plating seed layer as well as the technique used in forming the same. Typically, the optional plating seed layer has a thickness from 2 nm to 80 nm.
- the optional plating seed layer can be formed by a conventional deposition process including, for example, CVD, PECVD, ALD, or PVD.
- FIG. 3 there is illustrated the exemplary semiconductor structure of FIG. 2 after forming a first conductive metal or metal alloy having a polycrystalline microstructure; the first conductive metal or metal alloy having the polycrystalline microstructure is labeled as element 18 in FIG. 3 .
- polycrystalline microstructure it is meant a material that is composed of a random matrix of multiple small crystals rather than one single large crystal. The small crystals providing the polycrystalline microstructure are variously oriented.
- the first conductive metal or metal alloy having the polycrystalline microstructure is formed in a remaining volume of the dual damascene opening 14 and above the topmost surface of the first interconnect dielectric material layer 12 .
- the first conductive metal or metal alloy having the polycrystalline microstructure may be composed of, for example, Cu, Al, W, Co, Ru, Rh, Ni or alloys thereof such as, for example, Cu—Al or Al—Cu; notably, the first conductive metal or metal alloy must be composed of a different metal or metal alloy than the first diffusion barrier material mentioned above.
- the first conductive metal or metal alloy having the polycrystalline microstructure may be formed by a deposition process including chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), sputtering, chemical solution deposition or plating. In one embodiment, a bottom-up plating process is employed in forming first conductive metal or metal alloy having the polycrystalline microstructure.
- element 20 denotes a first conductive metal or metal alloy having the bamboo microstructure.
- “bamboo microstructure” it is meant a material that is composed of a matrix of multiple crystals, in which the grain boundaries are oriented in a same direction (i.e., parallel) or substantially the same direction ( ⁇ 10 percent from parallel). In some embodiment of the present application and as is shown in the drawings, the bamboo microstructure is nearly columnar.
- the anneal used to convert from a polycrystalline microstructure into a bamboo microstructure may be a thermal anneal.
- the thermal anneal may be performed at a temperature from 100° C. to 500° C. Other thermal annealing temperatures can also be used in the present application as long as the temperature of the thermal anneal performs the above mentioned conversion.
- the thermal anneal may be performed in an inert ambient including, for example, helium (He), argon (Ar), neon (Ne), or mixtures thereof.
- the duration of the thermal anneal employed in the present application to perform the conversion from a polycrystalline microstructure into a bamboo microstructure may vary. In one example, the thermal anneal may be performed for a duration from 30 minutes to 10 hours.
- the thermal anneal may include a furnace anneal or a rapid thermal anneal.
- the anneal used to convert from a polycrystalline microstructure into a bamboo microstructure may be a laser anneal.
- the laser anneal may be performed at a temperature from 200° C. to 1000° C. Other laser annealing temperatures can also be used in the present application as long as the temperature of the laser anneal performs the above mentioned conversion.
- the laser anneal may include any type of laser such as, for example, single-beam, dual-beam or multiple-beam systems.
- the duration of the laser anneal employed in the present application to perform the conversion from a polycrystalline microstructure into a bamboo microstructure may vary. In one example, the laser anneal may be performed for a duration from 10 nanseconds to 5 minutes.
- the planarization process may include chemical mechanical polishing (CMP) and/or grinding.
- CMP chemical mechanical polishing
- the planarization process removes all material that is present outside of the dual damascene opening 14 and located above the topmost surface of the first interconnect dielectric material layer 12 .
- the planarization process provides a combined via level/line level interconnect structure 20 P embedded in the first interconnect dielectric material layer 12 . As is shown, the topmost surface of the combined via level/line level interconnect structure 20 P is coplanar with a topmost surface of the first interconnect dielectric material layer 12 .
- the combined via level/line level interconnect structure 20 P is composed of a remaining portion of the first conductive metal or metal alloy having the bamboo microstructure mentioned above.
- the aspect ratio of the line level component of the combined via level/line level interconnect structure 20 P, h 1 ′/w 1 ′, is equal to or less than the original aspect ratio shown in FIG. 1 due to possible height loss during the planarization process.
- element 16 P denotes a remaining portion of the continuous layer of the first diffusion barrier material 16 .
- the remaining portion of the continuous layer of the first diffusion barrier material 16 may be referred to as a first diffusion barrier liner 16 P.
- the first diffusion barrier liner 16 P continuously lines the dual damascene opening 14 .
- FIG. 6 there is illustrated the exemplary semiconductor structure of FIG. 5 after forming a second interconnect dielectric material layer 22 on the planarized semiconductor structure. That is, the second interconnect dielectric material layer 22 is formed on exposed portions of the topmost surface of the first interconnect dielectric material layer 12 , on exposed surfaces of the topmost surface of the first diffusion barrier liner 16 P, and an exposed surface of the combined via level/line level interconnect structure 20 P having the bamboo microstructure.
- the second interconnect dielectric material layer 22 may include one of the dielectric materials mentioned above for the first interconnect dielectric material layer 12 .
- the dielectric material that provides the second interconnect dielectric material layer 22 is a same dielectric material as that which provides the first interconnect dielectric material layer 12 . In such an embodiment, no material interface is present between the first and second interconnect dielectric material layers ( 12 , 22 ).
- the dielectric material that provides the second interconnect dielectric material layer 22 is a different dielectric material than that which provides the first interconnect dielectric material layer 12 . In such an embodiment, a material interface is present between the first and second interconnect dielectric material layers ( 12 , 22 ).
- the second interconnect dielectric material layer 22 may be formed utilizing one of the deposition processes as mentioned above in providing the first interconnect dielectric material layer 12 .
- the second interconnect dielectric material layer 22 may have a thickness from 50 nm to 800 nm; although other thicknesses are possible can be used in the present application.
- FIG. 7A there is illustrated the exemplary semiconductor structure of FIG. 6 after forming a line opening 24 in the second interconnect dielectric material layer 22 in which the line opening 24 is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/line level interconnect structure 20 P).
- perfect aligned to it is meant that the line opening 24 does not expose any portion of the first interconnect dielectric material layer 12 .
- FIG. 7B shows the exemplary semiconductor structure of FIG.
- the line opening 24 exposes a topmost surface of the first interconnect dielectric material layer 12 that is located immediately adjacent the combined via level/line level interconnect structure 20 P.
- the line opening 24 has an aspect ratio (ratio of the second height, h 2 , to second width, w 2 ) of less than 2.5; h 2 is the height, i.e., thickness, of the second interconnect dielectric material layer 22 . In one example, the aspect ratio of the line opening 24 is from 0.3 to 2.0.
- the line opening 24 can be formed by the patterning process mentioned above in forming the dual damascene opening 14 without a second iteration of lithography and etching.
- FIG. 8 there is illustrated the exemplary semiconductor structure of FIG. 7B after forming a continuous layer of a second diffusion barrier material 26 and a second conductive metal or metal alloy having a polycrystalline microstructure; element 28 denotes the second conductive metal or metal alloy having the polycrystalline microstructure.
- the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are formed into the line opening 24 and above a topmost surface of the second interconnect dielectric material layer 22 .
- the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are shown as being formed on the exemplary semiconductor structure of FIG. 7B , the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure can be formed on the exemplary semiconductor structure shown in FIG. 7A .
- the continuous layer of the second diffusion barrier material 26 may include one of the diffusion barrier materials mentioned above for the continuous layer of the first diffusion barrier material 16 .
- the diffusion barrier material that provides the continuous layer of the second diffusion barrier material 26 may be a same diffusion barrier material as that used to provide the continuous layer of the first diffusion barrier material 16 .
- the continuous layers of the first and second diffusion barrier materials ( 16 , 26 ) may be both composed of Ti, TiN, Ta, or TaN.
- the diffusion barrier material that provides the continuous layer of the second diffusion barrier material 26 may be a different diffusion barrier material than that used to provide the continuous layer of the first diffusion barrier material 16 .
- the continuous layer of the second diffusion barrier material 26 may be composed of TiN, while the continuous layer of the first diffusion barrier material 16 may be composed of TaN.
- the continuous layer of the second diffusion barrier material 26 may be formed utilizing one of the deposition processes mentioned above in forming the continuous layer of the first diffusion barrier material 16 .
- the continuous layer of the second diffusion barrier material 26 may have a thickness within the thickness range mentioned above for the continuous layer of the first diffusion barrier material 16 .
- the second conductive metal or metal alloy having the polycrystalline microstructure may include one of the conductive metals or metal alloys mentioned above for the first conductive metal or metal alloy having the polycrystalline microstructure (i.e., element 18 shown in FIG. 3 ).
- the second conductive metal or metal alloy having the polycrystalline microstructure is composed of same conductive metal or metal alloy as the first conductive metal or metal alloy having the polycrystalline microstructure.
- Cu or a Cu—Al alloy can be used as the first and second conductive metals or metal alloys having the polycrystalline microstructure.
- the second conductive metal or metal alloy having the polycrystalline microstructure is composed of different conductive metal or metal alloy than the first conductive metal or metal alloy having the polycrystalline microstructure.
- Cu can be used as the first conductive metal or metal alloy having the polycrystalline microstructure
- W can be used as the second conductive metal or metal alloy having the polycrystalline microstructure.
- the second conductive metal or metal alloy having the polycrystalline microstructure can be formed utilizing one of the deposition processes mentioned above in forming the first conductive metal or metal alloy having the polycrystalline microstructure.
- FIG. 9 there is illustrated the exemplary semiconductor structure of FIG. 8 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure.
- element 30 denotes the second conductive metal or metal alloy that has the bamboo microstructure.
- the anneal used in this step of the present application may include one of the anneals (i.e., thermal or laser) mentioned above. The anneal used in this step need not be the same as the anneal used in the previously mentioned conversion step.
- the planarization process may include chemical mechanical planarization and/or grinding.
- the planarization process removes all material that is present outside of the line opening 24 and located above the topmost surface of the second interconnect dielectric material layer 22 .
- the planarization process provides a line level interconnect structure 30 P embedded in the second interconnect dielectric material layer 22 .
- the topmost surface of the line level interconnect structure 30 P is coplanar with a topmost surface of the second interconnect dielectric material layer 22 .
- the line level interconnect structure 30 P is composed of a remaining portion of the second conductive metal or metal alloy having the bamboo microstructure mentioned above.
- the aspect ratio of the line level interconnect structure 30 P, h 2 ′/w 2 ′, is equal to or less than the original aspect ratio shown in FIG. 7A due to possible height loss during the planarization process.
- element 26 P denotes a remaining portion of the continuous layer of the second diffusion barrier material 26 .
- the remaining portion of the continuous layer of the second diffusion barrier material 26 may be referred to as a second diffusion barrier liner 26 P.
- the second diffusion barrier liner 26 P continuously lines the line opening 24 .
- FIG. 10 illustrates an exemplary semiconductor structure of the present application.
- the semiconductor structure shown in FIG. 10 includes a combined via level/line level interconnect structure 20 P embedded in the first interconnect dielectric material layer 12 .
- the structure further includes a line level interconnect structure 30 P embedded entirely in the second interconnect dielectric material layer 22 and located on at least a portion of the combined via level/line level interconnect structure 20 P.
- the combined via level/line level interconnect structure 20 P comprises a first conductive metal or metal alloy having a bamboo microstructure
- the line level interconnect structure 30 P comprises a second conductive metal or metal alloy having a bamboo microstructure. Both line levels have an aspect ratio of less than 2.5.
- portions of the first and second interconnect dielectric materials ( 12 , 22 ) are in direct physical contact with each other.
- the exemplary semiconductor structure shown in FIG. 10 has a low resistivity of less than 7 micro-ohms-cm.
- the dielectric capping layer 40 is formed on exposed portions of the topmost surface of the first interconnect dielectric material layer 22 , on exposed surfaces of the topmost surface of the first diffusion barrier liner 16 P, and an exposed surface of the combined via level/line level interconnect structure 20 P having the bamboo microstructure.
- the dielectric capping layer 40 may include any suitable dielectric capping material such as, for example, SiC, Si 4 NH 3 , SiO 2 , a carbon doped oxide, a nitrogen and hydrogen doped silicon carbide SiC(N,H) or multilayers thereof.
- the dielectric capping layer 40 can be formed utilizing a conventional deposition process such as, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, evaporation, or atomic layer deposition.
- the thickness of the dielectric capping layer 40 may vary depending on the technique used to form the same as well as the material make-up of the layer. Typically, the dielectric capping layer 40 has a thickness from 15 nm to 100 nm. Other thicknesses that are lesser than, or greater than the aforementioned thickness range may also be employed as the thickness of the dielectric capping layer 40 .
- FIG. 12 there is illustrated the exemplary semiconductor structure of FIG. 11 after forming a second interconnect dielectric material layer 22 on the dielectric capping layer 40 .
- the second interconnect dielectric material 22 of this embodiment of the present is the same as mentioned above for the previous embodiment of the present application (See, the description above for the second interconnect dielectric material layer shown in FIG. 6 ).
- the materials, deposition processes and thickness mentioned above for the second interconnect dielectric material layer 22 apply equal well for this embodiment of the present application.
- FIG. 13A there is illustrated the exemplary semiconductor structure of FIG. 12 after forming a line opening 24 in the second interconnect dielectric material layer 22 and the dielectric capping layer 40 in which the line opening 24 is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/line level interconnect structure 20 P).
- FIG. 13B illustrates the exemplary semiconductor structure of FIG. 12 after forming a line opening 24 in the second interconnect dielectric material layer 22 and the dielectric capping layer 40 in which the line opening 24 is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/line level interconnect structure 20 P).
- the line opening 24 has an aspect ratio (ratio of the third height, h 3 , to third width, w 3 ) of less than 2.5; h 3 is a combined thickness of the second interconnect dielectric material layer 22 and the dielectric capping layer 40 . In one example, the aspect ratio of the line opening 24 is from 0.3 to 2.0.
- the line opening 24 can be formed by the patterning process mentioned above in forming the dual damascene opening 14 without a second iteration of lithography and etching.
- FIG. 14 there is illustrated the exemplary semiconductor structure of FIG. 13B after forming a continuous layer of a second diffusion barrier material 26 and a second conductive metal or metal alloy having a polycrystalline microstructure; element 28 denotes the second conductive metal or metal alloy having the polycrystalline microstructure.
- the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are formed into the line opening 24 and above a topmost surface of the second interconnect dielectric material 22 .
- the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are shown as being formed on the exemplary semiconductor structure of FIG. 13B , the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure can be formed on the exemplary semiconductor structure shown in FIG. 13A .
- the continuous layer the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are the same as described above in the previously embodiment of the present application.
- the materials, methods and thicknesses for the continuous layer the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure described above in the previous embodiment of the present application are applicable here for this embodiment of the present application.
- FIG. 15 there is illustrated the exemplary semiconductor structure of FIG. 14 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure.
- element 30 denotes the second conductive metal or metal alloy that has the bamboo microstructure.
- the anneal used in this step of the present application may include one of the anneals (i.e., thermal or laser) mentioned above.
- the planarization process may include chemical mechanical planarization and/or grinding.
- the planarization process removes all material that is present outside of the line opening 24 and located above the topmost surface of the second interconnect dielectric material layer 22 .
- the aspect ratio of the line level interconnect structure 30 P, h 3 ′/w 3 ′, is equal to or less than the original aspect ratio shown in FIG. 13A due to possible height loss during the planarization process.
- the planarization process provides a line level interconnect structure 30 P embedded in the second interconnect dielectric material layer 22 as well as the dielectric capping layer 40 .
- an upper portion of the line level interconnect structure 30 P is embedded in the second interconnect dielectric material layer 22
- a bottom portion of the line level interconnect structure 30 P is embedded in the dielectric capping layer 40 .
- the topmost surface of the line level interconnect structure 30 P is coplanar with a topmost surface of the second interconnect dielectric material layer 22 .
- the line level interconnect structure 30 P is composed of a remaining portion of the second conductive metal or metal alloy having the bamboo microstructure mentioned above.
- element 26 P denotes a remaining portion of the continuous layer of the second diffusion barrier material 26 .
- the remaining portion of the continuous layer of the second diffusion barrier material 26 may be referred to as a second diffusion barrier liner 26 P.
- the second diffusion barrier liner 26 P continuously lines the line opening 24 .
- FIG. 16 illustrates another exemplary semiconductor structure of the present application.
- the semiconductor structure shown in FIG. 16 includes a combined via level/line level interconnect structure 20 P embedded in the first interconnect dielectric material layer 12 .
- the structure further includes a line level interconnect structure 30 P embedded partially in the second interconnect dielectric material layer 22 and partially in the dielectric capping layer 40 .
- the line level interconnect structure 30 P is located on at least a portion of the combined via level/line level interconnect structure 20 P.
- the combined via level/line level interconnect structure 20 P comprises a first conductive metal or metal alloy having a bamboo microstructure
- the line level interconnect structure 30 P comprises a second conductive metal or metal alloy having a bamboo microstructure. Both line levels have an aspect ratio of less than 2.5.
- portions of the first and second interconnect dielectric materials ( 12 , 22 ) are separated from each other by the dielectric capping layer 40 .
- the exemplary semiconductor structure shown in FIG. 16 has a low resistivity of less than 7 micro-ohms-cm.
- FIG. 17 there is illustrated the exemplary semiconductor structure of FIG. 5 after forming a metallic capping layer 50 on the first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/line level interconnect structure 20 P) in accordance with another embodiment of the present application.
- the metallic capping layer 50 is formed selectively on the topmost surface of the combined via level/line level interconnect structure 20 P. Metallic capping layer 50 does not substantially extend onto the topmost surface of the first interconnect dielectric material layer 12 . A portion of the metallic capping layer 50 may extend on the topmost surface of the first diffusion barrier liner 16 P.
- the metallic capping layer 50 may be formed by CVD, PECVD, ALD, plasma enhanced atomic layer deposition (PEALD), an electro plating process, or an electroless plating process.
- the metallic capping layer 50 can be composed of, for example, Co, Ru, Ir, Rh, Pt, Ta, W, Mn, or Mo, or an alloy comprising two or more of the foregoing metals.
- the metallic capping layer 50 has a thickness from about 1 nm to about 20 nm, with a thickness from about 2 nm to about 10 nm being more typical.
- FIG. 18 there is illustrated the exemplary semiconductor structure of FIG. 17 after forming a second interconnect dielectric material layer 22 .
- the second interconnect dielectric material layer 22 is formed on the exposed topmost surface of the first interconnect dielectric material layer 12 as well as the exposed surfaces of the metallic capping layer 50 so as to embedded the metallic capping layer 50 in a lower portion of the second interconnect dielectric material layer 22 .
- the second interconnect dielectric material layer 22 of this embodiment of the present is the same as mentioned above for the previous embodiment of the present application (See, the description above for the second interconnect dielectric material layer shown in FIG. 6 ). Thus, the materials, deposition processes and thicknesses mentioned above for the second interconnect dielectric material layer 22 apply equally well for this embodiment of the present application.
- FIG. 19A there is illustrated the exemplary semiconductor structure of FIG. 18 after forming a line opening 24 in the second interconnect dielectric material layer 22 and the metallic capping layer 50 in which the line opening 24 is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/line level interconnect structure 20 P).
- the formation of the line opening 24 completely removes the metallic capping layer 50 from the structure.
- FIG. 19B illustrated the exemplary semiconductor structure of FIG.
- a portion of the metallic capping layer 50 designated as 50 P in FIG. 19B , remains on the topmost surface of the combined via level/line level interconnect structure 20 P.
- the line opening 24 has an aspect ratio (ratio of the second height, h 2 , to second width, w 2 ) of less than 2.5. In one example, the aspect ratio of the line opening 24 is from 0.3 to 2.0.
- the line opening 24 can be formed by the patterning process mentioned above in forming the dual damascene opening 14 without a second iteration of lithography and etching.
- FIG. 20 there is illustrated the exemplary semiconductor structure of FIG. 19B after forming a continuous layer of a second diffusion barrier material 26 and a second conductive metal or metal alloy having a polycrystalline microstructure; element 28 denotes the second conductive metal or metal alloy having the polycrystalline microstructure.
- the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are formed into the line opening 24 and above a topmost surface of the second interconnect dielectric material layer 22 .
- the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are shown as being formed on the exemplary semiconductor structure of FIG. 19B , the continuous layer of the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure can be formed on the exemplary semiconductor structure shown in FIG. 19A .
- the continuous layer the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are the same as described above in the first embodiment of the present application (See, for example, the description provided above for the continuous layer the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure provided for FIG. 3 ).
- the materials, methods and thicknesses for the continuous layer the second diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure described above are applicable here for this embodiment of the present application.
- FIG. 21 there is illustrated the exemplary semiconductor structure of FIG. 20 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure.
- element 30 denotes the second conductive metal or metal alloy that has the bamboo microstructure.
- the anneal used in this step of the present application may include one of the anneals (i.e., thermal or laser) mentioned above.
- the planarization process may include chemical mechanical planarization and/or grinding.
- the planarization process removes all material that is present outside of the line opening 24 and located above the topmost surface of the second interconnect dielectric material layer 22 .
- the aspect ratio of the line level interconnect structure 30 P, h 2 ′/w 2 ′, is equal to or less than the original aspect ratio shown in FIG. 19A due to possible height loss during the planarization process.
- the planarization process provides a line level interconnect structure 30 P embedded in the second interconnect dielectric material layer 22 ; a remaining portion of the metallic cap layer (i.e., metallic capping portion 50 P) may be located adjacent one side of a bottom portion of the line level interconnect structure 30 P. As is shown, the topmost surface of the line level interconnect structure 30 P is coplanar with a topmost surface of the second interconnect dielectric material layer 22 .
- the line level interconnect structure 30 P is composed of a remaining portion of the second conductive metal or metal alloy having the bamboo microstructure mentioned above.
- element 26 P denotes a remaining portion of the continuous layer of the second diffusion barrier material 26 .
- the remaining portion of the continuous layer of the second diffusion barrier material 26 may be referred to as a second diffusion barrier liner 26 P.
- the second diffusion barrier liner 26 P continuously lines the line opening 24 .
- FIG. 22 illustrates yet another exemplary semiconductor structure of the present application.
- the semiconductor structure shown in FIG. 21 includes a combined via level/line level interconnect structure 20 P embedded in the first interconnect dielectric material layer 12 .
- the structure further includes a line level interconnect structure 30 P embedded in the second interconnect dielectric material layer 22 .
- the line level interconnect structure 30 P is located on at least a portion of the combined via level/line level interconnect structure 20 P.
- the combined via level/line level interconnect structure 20 P comprises a first conductive metal or metal alloy having a bamboo microstructure
- the line level interconnect structure 30 P comprises a second conductive metal or metal alloy having a bamboo microstructure. Both line levels have an aspect ratio of less than 2.5.
- portions of the first and second interconnect dielectric materials 12 , 22 are in direct physical contact with each other.
- the exemplary semiconductor structure shown in FIG. 16 has a low resistivity of less than 7 micro-ohms-cm.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- The present application relates to a semiconductor structure and a method of forming the same. More particularly, the present application relates to a low resistance interconnect structure containing a combined via level/line level interconnect structure and an overlying line level interconnect structure both of which include a metal or metal alloy having a bamboo microstructure. The present application also provides a method of forming the same.
- Generally, semiconductor devices include a plurality of circuits that form an integrated circuit (IC) fabricated on a semiconductor substrate. A complex network of signal paths will normally be routed to connect the circuit elements distributed on the surface of the substrate. Efficient routing of these signals across the device requires formation of multilevel or multilayered schemes, such as, for example, single or dual damascene wiring structures. The wiring structure, which may also be referred to as an interconnect structure, typically includes copper, Cu, since Cu based interconnects provide higher speed signal transmission between large numbers of transistors on a complex semiconductor chip as compared with aluminum, Al, based interconnects.
- Within a typical interconnect structure, metal vias run perpendicular to the semiconductor substrate and metal lines run parallel to the semiconductor substrate. Further enhancement of the signal speed and reduction of signals in adjacent metal lines (known as “crosstalk”) are achieved in today's IC product chips by embedding the metal lines and metal vias in a dielectric material having a dielectric constant of less than 4.0.
- As the dimensions of the interconnect structures become smaller, the resistivity of the interconnect structures increases dramatically. This becomes a challenge for the development of current and future semiconductor nodes. As such, there is a need for providing interconnect structures having low resistance which can be used in today's and future semiconductor technology nodes.
- Low resistance interconnect structures containing a combined via level/line level interconnect structure and an overlying line level interconnect structure are provided in which both interconnect structures include a metal or metal alloy having a bamboo microstructure. The bamboo microstructure of the interconnect structures of the present application is superior to a polycrystalline microstructure that is present in existing interconnect structures. Notably, a bamboo microstructure may provide enhanced mechanical and electrical properties as compared to an interconnect structure that contains a polycrystalline microstructure which can lead to a low resistance interconnect structure.
- In one aspect of the present application, a semiconductor structure is provided. In one embodiment of the present application, the semiconductor structure includes a combined via level/line level interconnect structure embedded in a first interconnect dielectric material layer. The structure further includes a line level interconnect structure embedded at least in part in a second interconnect dielectric material layer and located on at least a portion of the combined via level/line level interconnect structure. In accordance with the present application, the combined via level/line level interconnect structure comprises a first conductive metal or metal alloy having a bamboo microstructure, and the line level interconnect structure comprises a second conductive metal or metal alloy having a bamboo microstructure.
- In another aspect of the present application, a method of forming a semiconductor structure is provided. In one embodiment of the present application, the method may include forming a combined via level/line level interconnect structure embedded in a first interconnect dielectric material layer. Next, a line level interconnect structure which is embedded at least in part in a second interconnect dielectric material layer and is located on at least a portion of the combined via level/line level interconnect structure is formed. In accordance with the present application, the combined via level/line level interconnect structure comprises a first conductive metal or metal alloy having a bamboo microstructure, and the line level interconnect structure comprises a second conductive metal or metal alloy having a bamboo microstructure.
-
FIG. 1 is a cross sectional view of an exemplary semiconductor structure including a first interconnect dielectric material layer having a dual damascene opening and located on a surface of a substrate that can be employed in accordance with an embodiment of the present application. -
FIG. 2 is a cross sectional view of the exemplary semiconductor structure ofFIG. 1 after forming a continuous layer of a first diffusion barrier material. -
FIG. 3 is a cross sectional view of the exemplary semiconductor structure ofFIG. 2 after forming a first conductive metal or metal alloy having a polycrystalline microstructure. -
FIG. 4 is a cross sectional view of the exemplary semiconductor structure ofFIG. 3 after performing an anneal to convert the polycrystalline microstructure of the first conductive metal or metal alloy into a bamboo microstructure. -
FIG. 5 is a cross sectional view of the exemplary semiconductor structure ofFIG. 4 after performing a planarization process. -
FIG. 6 is a cross sectional view of the exemplary semiconductor structure ofFIG. 5 after forming a second interconnect dielectric material layer on the planarized semiconductor structure. -
FIG. 7A is a cross sectional view of the exemplary semiconductor structure ofFIG. 6 after forming a line opening in the second interconnect dielectric material layer in which the line opening is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure. -
FIG. 7B is a cross sectional view of the exemplary semiconductor structure ofFIG. 6 after forming a line opening in the second interconnect dielectric material layer in which the line opening is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure. -
FIG. 8 is a cross sectional view of the exemplary semiconductor structure ofFIG. 7B after forming a continuous layer of a second diffusion barrier material and a second conductive metal or metal alloy having a polycrystalline microstructure. -
FIG. 9 is a cross sectional view of the exemplary semiconductor structure ofFIG. 8 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure. -
FIG. 10 is cross sectional view of the exemplary semiconductor structure ofFIG. 9 after performing a planarization process. -
FIG. 11 is a cross sectional view of the exemplary semiconductor structure ofFIG. 5 after forming a dielectric capping layer on the planarized semiconductor structure in accordance with another embodiment of the present application. -
FIG. 12 is a cross sectional view of the exemplary semiconductor structure ofFIG. 11 after forming a second interconnect dielectric material layer on the dielectric capping layer. -
FIG. 13A is a cross sectional view of the exemplary semiconductor structure ofFIG. 12 after forming a line opening in the second interconnect dielectric material layer and the dielectric capping layer in which the line opening is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure. -
FIG. 13B is a cross sectional view of the exemplary semiconductor structure ofFIG. 12 after forming a line opening in the second interconnect dielectric material layer and the dielectric capping layer in which the line opening is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure. -
FIG. 14 is a cross sectional view of the exemplary semiconductor structure ofFIG. 13B after forming a continuous layer of a second diffusion barrier material and a second conductive metal or metal alloy having a polycrystalline microstructure. -
FIG. 15 is a cross sectional view of the exemplary semiconductor structure ofFIG. 14 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure. -
FIG. 16 is cross sectional view of the exemplary semiconductor structure ofFIG. 15 after performing a planarization process. -
FIG. 17 is a cross sectional view of the exemplary semiconductor structure ofFIG. 5 after forming a metallic capping layer on the first conductive metal or metal alloy structure having the bamboo microstructure in accordance with yet another embodiment of the present application. -
FIG. 18 is a cross sectional view of the exemplary semiconductor structure ofFIG. 17 after forming a second interconnect dielectric material layer. -
FIG. 19A is a cross sectional view of the exemplary semiconductor structure ofFIG. 18 after forming a line opening in the second interconnect dielectric material layer and the metallic capping layer in which the line opening is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure. -
FIG. 19B is a cross sectional view of the exemplary semiconductor structure ofFIG. 18 after forming an opening in the second interconnect dielectric material layer and the metallic capping layer in which the opening is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure. -
FIG. 20 is a cross sectional view of the exemplary semiconductor structure ofFIG. 19B after forming a continuous layer of a second diffusion barrier material and a second conductive metal or metal alloy having a polycrystalline microstructure. -
FIG. 21 is a cross sectional view of the exemplary semiconductor structure ofFIG. 20 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure. -
FIG. 22 is cross sectional view of the exemplary semiconductor structure ofFIG. 21 after performing a planarization process. - The present application will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes only and, as such, the drawings are not drawn to scale. It is also noted that like and corresponding elements are referred to by like reference numerals.
- In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide an understanding of the various embodiments of the present application. However, it will be appreciated by one of ordinary skill in the art that the various embodiments of the present application may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the present application.
- It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “beneath” or “under” another element, it can be directly beneath or under the other element, or intervening elements may be present. In contrast, when an element is referred to as being “directly beneath” or “directly under” another element, there are no intervening elements present.
- Referring first to
FIG. 1 , there is illustrated an exemplary semiconductor structure including a first interconnectdielectric material layer 12 having adual damascene opening 14 that can be employed in accordance with an embodiment of the present application. As is shown, the first interconnectdielectric material layer 12 is located on a surface of asubstrate 10, and thedual damascene opening 14 includes a combined via opening (labeled as ‘via’ in the drawings) and line opening (labeled as ‘line’ in the drawings); the via opening and the line opening are in communication with each other. As is known to those skilled in the art, a via opening has a width that is greater than a width of a line opening. Although the present application describes and illustrates a singledual damascene opening 14 formed into the first interconnectdielectric material layer 12, a plurality of spaced apart dual damascene openings can be formed into the first interconnectdielectric material layer 12. - The
substrate 10 that can be employed in the present application may be composed of a semiconductor material, an insulator material, a conductive material or any combination thereof. When thesubstrate 10 is composed of a semiconductor material, any material having semiconducting properties such as, for example, Si, SiGe, SiGeC, SiC, Ge, III/V compound semiconductors or II/VI compound semiconductors, may be used. In addition to these listed types of semiconductor materials, thesubstrate 10 can be a layered semiconductor such as, for example, Si/SiGe, Si/SiC, silicon-on-insulators (SOIs) or silicon germanium-on-insulators (SGOIs). - When the
substrate 10 is an insulator material, the insulator material can be an organic insulator, an inorganic insulator or any combination thereof including multilayers. When thesubstrate 10 is a conductive material, the substrate may include, for example, polySi, an elemental metal, alloys of elemental metals, a metal silicide, a metal nitride or any combination thereof including multilayers. - When the
substrate 10 is composed of a semiconductor material, one or more semiconductor devices such as, for example, complementary metal oxide semiconductor (CMOS) devices can be fabricated thereon. When thesubstrate 10 is composed of a combination of an insulator material and a conductive material, thesubstrate 10 may represent an underlying interconnect level of a multilayered interconnect structure. - The first interconnect
dielectric material layer 12 that is employed in the present application may be composed of any interlevel or intralevel dielectric including inorganic dielectrics or organic dielectrics. In one embodiment, the first interconnectdielectric material layer 12 may be non-porous. In another embodiment, the first interconnectdielectric material layer 12 may be porous. Some examples of suitable dielectrics that can be used as the first interconnectdielectric material layer 12 include, but are not limited to, SiO2, silsesquioxanes, C doped oxides (i.e., organosilicates) that include atoms of Si, C, O and H, thermosetting polyarylene ethers, or multilayers thereof. The term “polyarylene” is used in this application to denote aryl moieties or inertly substituted aryl moieties which are linked together by bonds, fused rings, or inert linking groups such as, for example, oxygen, sulfur, sulfone, sulfoxide, carbonyl and the like. - The first interconnect
dielectric material layer 12 typically has a dielectric constant that is about 4.0 or less, with a dielectric constant of about 2.8 or less being more typical. All dielectric constants mentioned herein are relative to a vacuum, unless otherwise noted. These dielectrics generally have a lower parasitic cross talk as compared with dielectric materials that have a higher dielectric constant than 4.0. The thickness of the first interconnectdielectric material layer 12 may vary depending upon the type of dielectric material(s) used. In one example, the first interconnectdielectric material layer 12 may have a thickness from 50 nm to 1000 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range may also be employed in the present application for the thickness of first interconnectdielectric material layer 12. - The
dual damascene opening 14 that is formed into the first interconnectdielectric material layer 12 can be formed by forming either the line opening or the via opening first, and thereafter forming the other of the line opening or via opening not previously formed. The line opening and the via opening may be formed utilizing a patterning process. In one embodiment, the patterning process may include lithography and etching. The lithographic process includes forming a photoresist (not shown) atop the first interconnectdielectric material layer 12, exposing the photoresist to a desired pattern of radiation and developing the exposed photoresist utilizing a conventional resist developer. The photoresist may be a positive-tone photoresist, a negative-tone photoresist or a hybrid-tone photoresist. In some embodiments, a hard mask such as, for example, a layer of silicon dioxide and/or silicon nitride, can be interposed between the photoresist and the first interconnectdielectric material layer 12. The etching process includes a dry etching process (such as, for example, reactive ion etching, ion beam etching, plasma etching or laser ablation), and/or a wet chemical etching process. Typically, reactive ion etching is used in providing thedual damascene opening 14 into at least the first interconnectdielectric material layer 12. In some embodiments, the etching process includes a first pattern transfer step in which the pattern provided to the photoresist is transferred to the hard mask, the patterned photoresist is then removed by an ashing step, and thereafter, a second pattern transfer step is used to transfer the pattern from the patterned hard mask into the underlying first interconnectdielectric material layer 12. In the present application, thedual damascene opening 14 is formed utilizing at least one iteration of the above mentioned lithography and etching steps. - The depth of the
dual damascene opening 14 that is formed into the first interconnect dielectric material layer 12 (measured from the topmost surface of the first interconnectdielectric material layer 12 to the bottom wall of the dual damascene opening 14) may vary. In some embodiments, thedual damascene opening 14 may extend entirely through the first interconnectdielectric material layer 12. In yet other embodiments, thedual damascene opening 14 stops within the first interconnectdielectric material layer 12 itself. In yet further embodiments, different depthdual damascene openings 14 can be formed into the first interconnectdielectric material layer 12. - In the present application, the line opening of the
dual damascene opening 14 has an aspect ratio (height, h1, to width, w1) of less than 2.5. In one example, the aspect ratio of the line opening of thedual damascene opening 14 is from 0.3 to 2.0. - Referring now to
FIG. 2 , there is illustrated the exemplary semiconductor structure ofFIG. 1 after forming a continuous layer of a firstdiffusion barrier material 16. The continuous layer of the firstdiffusion barrier material 16 is formed on the topmost surface of the first interconnectdielectric material layer 12 and lines the entirety of thedual damascene opening 14. - The continuous layer of the first
diffusion barrier material 16 includes any diffusion barrier material or stack of diffusion barrier materials that can serve as a barrier to prevent a conductive material from diffusing there through. Illustrative examples of diffusion barrier materials that can provide the continuous layer of the firstdiffusion barrier material 16 include, but are not limited to, Ta, TaN, Ti, TiN, Ru, RuN, Co, CoN, RuTa, RuTaN, W, or WN. The thickness of the continuous layer of the firstdiffusion barrier material 16 may vary depending on the deposition process used as well as the type of diffusion material employed. In some embodiments, the continuous layer of the firstdiffusion barrier material 16 may have a thickness from 2 nm to 50 nm; although other thicknesses for the continuous layer of the firstdiffusion barrier material 16 are contemplated and can be employed in the present application. The continuous layer of the firstdiffusion barrier material 16 can be formed by a deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), physical vapor deposition (PVD), sputtering, chemical solution deposition or plating. - In some embodiments, an optional plating seed layer (not specifically shown) can be formed on the surface of the continuous layer of the first
diffusion barrier material 16. The optional plating seed layer is also a continuous layer. The optional plating seed layer is employed to selectively promote subsequent electroplating of a pre-selected conductive metal or metal alloy. The optional plating seed layer may be composed of Cu, a Cu alloy, Ir, an Ir alloy, Ru, a Ru alloy (e.g., TaRu alloy) or any other suitable noble metal or noble metal alloy having a low metal-plating overpotential. Typically, Cu or a Cu alloy plating seed layer is employed, when a Cu metal is to be subsequently formed. The thickness of the optional seed layer may vary depending on the material of the optional plating seed layer as well as the technique used in forming the same. Typically, the optional plating seed layer has a thickness from 2 nm to 80 nm. The optional plating seed layer can be formed by a conventional deposition process including, for example, CVD, PECVD, ALD, or PVD. - Referring now to
FIG. 3 , there is illustrated the exemplary semiconductor structure ofFIG. 2 after forming a first conductive metal or metal alloy having a polycrystalline microstructure; the first conductive metal or metal alloy having the polycrystalline microstructure is labeled aselement 18 inFIG. 3 . By “polycrystalline microstructure” it is meant a material that is composed of a random matrix of multiple small crystals rather than one single large crystal. The small crystals providing the polycrystalline microstructure are variously oriented. The first conductive metal or metal alloy having the polycrystalline microstructure is formed in a remaining volume of thedual damascene opening 14 and above the topmost surface of the first interconnectdielectric material layer 12. - The first conductive metal or metal alloy having the polycrystalline microstructure may be composed of, for example, Cu, Al, W, Co, Ru, Rh, Ni or alloys thereof such as, for example, Cu—Al or Al—Cu; notably, the first conductive metal or metal alloy must be composed of a different metal or metal alloy than the first diffusion barrier material mentioned above. The first conductive metal or metal alloy having the polycrystalline microstructure may be formed by a deposition process including chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), sputtering, chemical solution deposition or plating. In one embodiment, a bottom-up plating process is employed in forming first conductive metal or metal alloy having the polycrystalline microstructure.
- Referring now to
FIG. 4 , there is illustrated the exemplary semiconductor structure ofFIG. 3 after performing an anneal to convert the polycrystalline microstructure of the first conductive metal or metal alloy into a bamboo microstructure. InFIG. 4 ,element 20 denotes a first conductive metal or metal alloy having the bamboo microstructure. By “bamboo microstructure” it is meant a material that is composed of a matrix of multiple crystals, in which the grain boundaries are oriented in a same direction (i.e., parallel) or substantially the same direction (±10 percent from parallel). In some embodiment of the present application and as is shown in the drawings, the bamboo microstructure is nearly columnar. - In one embodiment of the present application, the anneal used to convert from a polycrystalline microstructure into a bamboo microstructure may be a thermal anneal. In one embodiment of the present application, the thermal anneal may be performed at a temperature from 100° C. to 500° C. Other thermal annealing temperatures can also be used in the present application as long as the temperature of the thermal anneal performs the above mentioned conversion. The thermal anneal may be performed in an inert ambient including, for example, helium (He), argon (Ar), neon (Ne), or mixtures thereof. The duration of the thermal anneal employed in the present application to perform the conversion from a polycrystalline microstructure into a bamboo microstructure may vary. In one example, the thermal anneal may be performed for a duration from 30 minutes to 10 hours. The thermal anneal may include a furnace anneal or a rapid thermal anneal.
- In another embodiment, the anneal used to convert from a polycrystalline microstructure into a bamboo microstructure may be a laser anneal. In one embodiment of the present application, the laser anneal may be performed at a temperature from 200° C. to 1000° C. Other laser annealing temperatures can also be used in the present application as long as the temperature of the laser anneal performs the above mentioned conversion. The laser anneal may include any type of laser such as, for example, single-beam, dual-beam or multiple-beam systems. The duration of the laser anneal employed in the present application to perform the conversion from a polycrystalline microstructure into a bamboo microstructure may vary. In one example, the laser anneal may be performed for a duration from 10 nanseconds to 5 minutes.
- Referring now to
FIG. 5 , there is illustrated the exemplary semiconductor structure ofFIG. 4 after performing a planarization process. The planarization process may include chemical mechanical polishing (CMP) and/or grinding. The planarization process removes all material that is present outside of thedual damascene opening 14 and located above the topmost surface of the first interconnectdielectric material layer 12. The planarization process provides a combined via level/linelevel interconnect structure 20P embedded in the first interconnectdielectric material layer 12. As is shown, the topmost surface of the combined via level/linelevel interconnect structure 20P is coplanar with a topmost surface of the first interconnectdielectric material layer 12. The combined via level/linelevel interconnect structure 20P is composed of a remaining portion of the first conductive metal or metal alloy having the bamboo microstructure mentioned above. The aspect ratio of the line level component of the combined via level/linelevel interconnect structure 20P, h1′/w1′, is equal to or less than the original aspect ratio shown inFIG. 1 due to possible height loss during the planarization process. - In
FIG. 5 ,element 16P denotes a remaining portion of the continuous layer of the firstdiffusion barrier material 16. The remaining portion of the continuous layer of the firstdiffusion barrier material 16 may be referred to as a firstdiffusion barrier liner 16P. The firstdiffusion barrier liner 16P continuously lines thedual damascene opening 14. - Referring now to
FIG. 6 , there is illustrated the exemplary semiconductor structure ofFIG. 5 after forming a second interconnectdielectric material layer 22 on the planarized semiconductor structure. That is, the second interconnectdielectric material layer 22 is formed on exposed portions of the topmost surface of the first interconnectdielectric material layer 12, on exposed surfaces of the topmost surface of the firstdiffusion barrier liner 16P, and an exposed surface of the combined via level/linelevel interconnect structure 20P having the bamboo microstructure. - The second interconnect
dielectric material layer 22 may include one of the dielectric materials mentioned above for the first interconnectdielectric material layer 12. In one embodiment of the present application, the dielectric material that provides the second interconnectdielectric material layer 22 is a same dielectric material as that which provides the first interconnectdielectric material layer 12. In such an embodiment, no material interface is present between the first and second interconnect dielectric material layers (12, 22). In another embodiment of the present application, the dielectric material that provides the second interconnectdielectric material layer 22 is a different dielectric material than that which provides the first interconnectdielectric material layer 12. In such an embodiment, a material interface is present between the first and second interconnect dielectric material layers (12, 22). - The second interconnect
dielectric material layer 22 may be formed utilizing one of the deposition processes as mentioned above in providing the first interconnectdielectric material layer 12. The second interconnectdielectric material layer 22 may have a thickness from 50 nm to 800 nm; although other thicknesses are possible can be used in the present application. - Referring now to
FIG. 7A , there is illustrated the exemplary semiconductor structure ofFIG. 6 after forming aline opening 24 in the second interconnectdielectric material layer 22 in which theline opening 24 is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P). By “perfectly aligned to” it is meant that theline opening 24 does not expose any portion of the first interconnectdielectric material layer 12.FIG. 7B shows the exemplary semiconductor structure ofFIG. 6 after forming aline opening 24 in the second interconnectdielectric material layer 22 in which theline opening 24 is misaligned to the underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P). In the misaligned embodiment, theline opening 24 exposes a topmost surface of the first interconnectdielectric material layer 12 that is located immediately adjacent the combined via level/linelevel interconnect structure 20P. - In either embodiment, the
line opening 24 has an aspect ratio (ratio of the second height, h2, to second width, w2) of less than 2.5; h2 is the height, i.e., thickness, of the second interconnectdielectric material layer 22. In one example, the aspect ratio of theline opening 24 is from 0.3 to 2.0. Theline opening 24 can be formed by the patterning process mentioned above in forming thedual damascene opening 14 without a second iteration of lithography and etching. - Referring now to
FIG. 8 , there is illustrated the exemplary semiconductor structure ofFIG. 7B after forming a continuous layer of a seconddiffusion barrier material 26 and a second conductive metal or metal alloy having a polycrystalline microstructure;element 28 denotes the second conductive metal or metal alloy having the polycrystalline microstructure. The continuous layer of the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are formed into theline opening 24 and above a topmost surface of the second interconnectdielectric material layer 22. - Although the continuous layer of the second
diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are shown as being formed on the exemplary semiconductor structure ofFIG. 7B , the continuous layer of the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure can be formed on the exemplary semiconductor structure shown inFIG. 7A . - The continuous layer of the second
diffusion barrier material 26 may include one of the diffusion barrier materials mentioned above for the continuous layer of the firstdiffusion barrier material 16. In one embodiment, the diffusion barrier material that provides the continuous layer of the seconddiffusion barrier material 26 may be a same diffusion barrier material as that used to provide the continuous layer of the firstdiffusion barrier material 16. For example, the continuous layers of the first and second diffusion barrier materials (16, 26) may be both composed of Ti, TiN, Ta, or TaN. In another embodiment, the diffusion barrier material that provides the continuous layer of the seconddiffusion barrier material 26 may be a different diffusion barrier material than that used to provide the continuous layer of the firstdiffusion barrier material 16. For example, the continuous layer of the seconddiffusion barrier material 26 may be composed of TiN, while the continuous layer of the firstdiffusion barrier material 16 may be composed of TaN. - The continuous layer of the second
diffusion barrier material 26 may be formed utilizing one of the deposition processes mentioned above in forming the continuous layer of the firstdiffusion barrier material 16. The continuous layer of the seconddiffusion barrier material 26 may have a thickness within the thickness range mentioned above for the continuous layer of the firstdiffusion barrier material 16. - The second conductive metal or metal alloy having the polycrystalline microstructure (i.e.,
element 28 shown inFIG. 8 ) may include one of the conductive metals or metal alloys mentioned above for the first conductive metal or metal alloy having the polycrystalline microstructure (i.e.,element 18 shown inFIG. 3 ). In one embodiment, the second conductive metal or metal alloy having the polycrystalline microstructure is composed of same conductive metal or metal alloy as the first conductive metal or metal alloy having the polycrystalline microstructure. For example, Cu or a Cu—Al alloy can be used as the first and second conductive metals or metal alloys having the polycrystalline microstructure. In another embodiment of the present application, the second conductive metal or metal alloy having the polycrystalline microstructure is composed of different conductive metal or metal alloy than the first conductive metal or metal alloy having the polycrystalline microstructure. For example, Cu can be used as the first conductive metal or metal alloy having the polycrystalline microstructure, while W can be used as the second conductive metal or metal alloy having the polycrystalline microstructure. - The second conductive metal or metal alloy having the polycrystalline microstructure can be formed utilizing one of the deposition processes mentioned above in forming the first conductive metal or metal alloy having the polycrystalline microstructure.
- Referring now to
FIG. 9 , there is illustrated the exemplary semiconductor structure ofFIG. 8 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure. InFIG. 9 ,element 30 denotes the second conductive metal or metal alloy that has the bamboo microstructure. The anneal used in this step of the present application may include one of the anneals (i.e., thermal or laser) mentioned above. The anneal used in this step need not be the same as the anneal used in the previously mentioned conversion step. - Referring now to
FIG. 10 , there is illustrated the exemplary semiconductor structure ofFIG. 9 after performing a planarization process. The planarization process may include chemical mechanical planarization and/or grinding. The planarization process removes all material that is present outside of theline opening 24 and located above the topmost surface of the second interconnectdielectric material layer 22. - The planarization process provides a line
level interconnect structure 30P embedded in the second interconnectdielectric material layer 22. As is shown, the topmost surface of the linelevel interconnect structure 30P is coplanar with a topmost surface of the second interconnectdielectric material layer 22. The linelevel interconnect structure 30P is composed of a remaining portion of the second conductive metal or metal alloy having the bamboo microstructure mentioned above. The aspect ratio of the linelevel interconnect structure 30P, h2′/w2′, is equal to or less than the original aspect ratio shown inFIG. 7A due to possible height loss during the planarization process. - In
FIG. 10 ,element 26P denotes a remaining portion of the continuous layer of the seconddiffusion barrier material 26. The remaining portion of the continuous layer of the seconddiffusion barrier material 26 may be referred to as a seconddiffusion barrier liner 26P. The seconddiffusion barrier liner 26P continuously lines theline opening 24. -
FIG. 10 illustrates an exemplary semiconductor structure of the present application. The semiconductor structure shown inFIG. 10 includes a combined via level/linelevel interconnect structure 20P embedded in the first interconnectdielectric material layer 12. The structure further includes a linelevel interconnect structure 30P embedded entirely in the second interconnectdielectric material layer 22 and located on at least a portion of the combined via level/linelevel interconnect structure 20P. The combined via level/linelevel interconnect structure 20P comprises a first conductive metal or metal alloy having a bamboo microstructure, and the linelevel interconnect structure 30P comprises a second conductive metal or metal alloy having a bamboo microstructure. Both line levels have an aspect ratio of less than 2.5. In this embodiment of the present application, portions of the first and second interconnect dielectric materials (12, 22) are in direct physical contact with each other. The exemplary semiconductor structure shown inFIG. 10 has a low resistivity of less than 7 micro-ohms-cm. - Referring now to
FIG. 11 , there is illustrated the exemplary semiconductor structure ofFIG. 5 after forming adielectric capping layer 40 on the planarized semiconductor structure in accordance with another embodiment of the present application. That is, thedielectric capping layer 40 is formed on exposed portions of the topmost surface of the first interconnectdielectric material layer 22, on exposed surfaces of the topmost surface of the firstdiffusion barrier liner 16P, and an exposed surface of the combined via level/linelevel interconnect structure 20P having the bamboo microstructure. - The
dielectric capping layer 40 may include any suitable dielectric capping material such as, for example, SiC, Si4NH3, SiO2, a carbon doped oxide, a nitrogen and hydrogen doped silicon carbide SiC(N,H) or multilayers thereof. Thedielectric capping layer 40 can be formed utilizing a conventional deposition process such as, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, evaporation, or atomic layer deposition. The thickness of thedielectric capping layer 40 may vary depending on the technique used to form the same as well as the material make-up of the layer. Typically, thedielectric capping layer 40 has a thickness from 15 nm to 100 nm. Other thicknesses that are lesser than, or greater than the aforementioned thickness range may also be employed as the thickness of thedielectric capping layer 40. - Referring now to
FIG. 12 , there is illustrated the exemplary semiconductor structure ofFIG. 11 after forming a second interconnectdielectric material layer 22 on thedielectric capping layer 40. The secondinterconnect dielectric material 22 of this embodiment of the present is the same as mentioned above for the previous embodiment of the present application (See, the description above for the second interconnect dielectric material layer shown inFIG. 6 ). Thus, the materials, deposition processes and thickness mentioned above for the second interconnectdielectric material layer 22 apply equal well for this embodiment of the present application. - Referring now to
FIG. 13A , there is illustrated the exemplary semiconductor structure ofFIG. 12 after forming aline opening 24 in the second interconnectdielectric material layer 22 and thedielectric capping layer 40 in which theline opening 24 is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P).FIG. 13B illustrates the exemplary semiconductor structure ofFIG. 12 after forming aline opening 24 in the second interconnectdielectric material layer 22 and thedielectric capping layer 40 in which theline opening 24 is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P). - In either embodiment, the
line opening 24 has an aspect ratio (ratio of the third height, h3, to third width, w3) of less than 2.5; h3 is a combined thickness of the second interconnectdielectric material layer 22 and thedielectric capping layer 40. In one example, the aspect ratio of theline opening 24 is from 0.3 to 2.0. Theline opening 24 can be formed by the patterning process mentioned above in forming thedual damascene opening 14 without a second iteration of lithography and etching. - Referring now to
FIG. 14 , there is illustrated the exemplary semiconductor structure ofFIG. 13B after forming a continuous layer of a seconddiffusion barrier material 26 and a second conductive metal or metal alloy having a polycrystalline microstructure;element 28 denotes the second conductive metal or metal alloy having the polycrystalline microstructure. The continuous layer of the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are formed into theline opening 24 and above a topmost surface of the secondinterconnect dielectric material 22. - Although the continuous layer of the second
diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are shown as being formed on the exemplary semiconductor structure ofFIG. 13B , the continuous layer of the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure can be formed on the exemplary semiconductor structure shown inFIG. 13A . - The continuous layer the second
diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are the same as described above in the previously embodiment of the present application. Thus, the materials, methods and thicknesses for the continuous layer the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure described above in the previous embodiment of the present application are applicable here for this embodiment of the present application. - Referring now to
FIG. 15 , there is illustrated the exemplary semiconductor structure ofFIG. 14 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure. InFIG. 15 ,element 30 denotes the second conductive metal or metal alloy that has the bamboo microstructure. The anneal used in this step of the present application may include one of the anneals (i.e., thermal or laser) mentioned above. - Referring now to
FIG. 16 , there is illustrated the exemplary semiconductor structure ofFIG. 15 after performing a planarization process. The planarization process may include chemical mechanical planarization and/or grinding. The planarization process removes all material that is present outside of theline opening 24 and located above the topmost surface of the second interconnectdielectric material layer 22. The aspect ratio of the linelevel interconnect structure 30P, h3′/w3′, is equal to or less than the original aspect ratio shown inFIG. 13A due to possible height loss during the planarization process. - The planarization process provides a line
level interconnect structure 30P embedded in the second interconnectdielectric material layer 22 as well as thedielectric capping layer 40. Notably, an upper portion of the linelevel interconnect structure 30P is embedded in the second interconnectdielectric material layer 22, while a bottom portion of the linelevel interconnect structure 30P is embedded in thedielectric capping layer 40. As is shown, the topmost surface of the linelevel interconnect structure 30P is coplanar with a topmost surface of the second interconnectdielectric material layer 22. The linelevel interconnect structure 30P is composed of a remaining portion of the second conductive metal or metal alloy having the bamboo microstructure mentioned above. - In
FIG. 16 ,element 26P denotes a remaining portion of the continuous layer of the seconddiffusion barrier material 26. The remaining portion of the continuous layer of the seconddiffusion barrier material 26 may be referred to as a seconddiffusion barrier liner 26P. The seconddiffusion barrier liner 26P continuously lines theline opening 24. -
FIG. 16 illustrates another exemplary semiconductor structure of the present application. The semiconductor structure shown inFIG. 16 includes a combined via level/linelevel interconnect structure 20P embedded in the first interconnectdielectric material layer 12. The structure further includes a linelevel interconnect structure 30P embedded partially in the second interconnectdielectric material layer 22 and partially in thedielectric capping layer 40. The linelevel interconnect structure 30P is located on at least a portion of the combined via level/linelevel interconnect structure 20P. The combined via level/linelevel interconnect structure 20P comprises a first conductive metal or metal alloy having a bamboo microstructure, and the linelevel interconnect structure 30P comprises a second conductive metal or metal alloy having a bamboo microstructure. Both line levels have an aspect ratio of less than 2.5. In this embodiment of the present application, portions of the first and second interconnect dielectric materials (12, 22) are separated from each other by thedielectric capping layer 40. The exemplary semiconductor structure shown inFIG. 16 has a low resistivity of less than 7 micro-ohms-cm. - Referring now to
FIG. 17 , there is illustrated the exemplary semiconductor structure ofFIG. 5 after forming ametallic capping layer 50 on the first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P) in accordance with another embodiment of the present application. - The
metallic capping layer 50 is formed selectively on the topmost surface of the combined via level/linelevel interconnect structure 20P.Metallic capping layer 50 does not substantially extend onto the topmost surface of the first interconnectdielectric material layer 12. A portion of themetallic capping layer 50 may extend on the topmost surface of the firstdiffusion barrier liner 16P. - The
metallic capping layer 50 may be formed by CVD, PECVD, ALD, plasma enhanced atomic layer deposition (PEALD), an electro plating process, or an electroless plating process. Themetallic capping layer 50 can be composed of, for example, Co, Ru, Ir, Rh, Pt, Ta, W, Mn, or Mo, or an alloy comprising two or more of the foregoing metals. Typically, themetallic capping layer 50 has a thickness from about 1 nm to about 20 nm, with a thickness from about 2 nm to about 10 nm being more typical. - Referring now to
FIG. 18 , there is illustrated the exemplary semiconductor structure ofFIG. 17 after forming a second interconnectdielectric material layer 22. In this embodiment of the present application, the second interconnectdielectric material layer 22 is formed on the exposed topmost surface of the first interconnectdielectric material layer 12 as well as the exposed surfaces of themetallic capping layer 50 so as to embedded themetallic capping layer 50 in a lower portion of the second interconnectdielectric material layer 22. - The second interconnect
dielectric material layer 22 of this embodiment of the present is the same as mentioned above for the previous embodiment of the present application (See, the description above for the second interconnect dielectric material layer shown inFIG. 6 ). Thus, the materials, deposition processes and thicknesses mentioned above for the second interconnectdielectric material layer 22 apply equally well for this embodiment of the present application. - Referring now to
FIG. 19A , there is illustrated the exemplary semiconductor structure ofFIG. 18 after forming aline opening 24 in the second interconnectdielectric material layer 22 and themetallic capping layer 50 in which theline opening 24 is perfectly aligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P). In this embodiment, the formation of theline opening 24 completely removes themetallic capping layer 50 from the structure.FIG. 19B illustrated the exemplary semiconductor structure ofFIG. 18 after forming aline opening 24 in the second interconnectdielectric material layer 22 and themetallic capping layer 50 in which theline opening 24 is misaligned to an underlying first conductive metal or metal alloy structure having the bamboo microstructure (i.e., the combined via level/linelevel interconnect structure 20P). In this embodiment, a portion of themetallic capping layer 50, designated as 50P inFIG. 19B , remains on the topmost surface of the combined via level/linelevel interconnect structure 20P. - In either embodiment, the
line opening 24 has an aspect ratio (ratio of the second height, h2, to second width, w2) of less than 2.5. In one example, the aspect ratio of theline opening 24 is from 0.3 to 2.0. Theline opening 24 can be formed by the patterning process mentioned above in forming thedual damascene opening 14 without a second iteration of lithography and etching. - Referring now to
FIG. 20 , there is illustrated the exemplary semiconductor structure ofFIG. 19B after forming a continuous layer of a seconddiffusion barrier material 26 and a second conductive metal or metal alloy having a polycrystalline microstructure;element 28 denotes the second conductive metal or metal alloy having the polycrystalline microstructure. The continuous layer of the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are formed into theline opening 24 and above a topmost surface of the second interconnectdielectric material layer 22. - Although the continuous layer of the second
diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are shown as being formed on the exemplary semiconductor structure ofFIG. 19B , the continuous layer of the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure can be formed on the exemplary semiconductor structure shown inFIG. 19A . - The continuous layer the second
diffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure are the same as described above in the first embodiment of the present application (See, for example, the description provided above for the continuous layer the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure provided forFIG. 3 ). Thus, the materials, methods and thicknesses for the continuous layer the seconddiffusion barrier material 26 and the second conductive metal or metal alloy having the polycrystalline microstructure described above are applicable here for this embodiment of the present application. - Referring now to
FIG. 21 , there is illustrated the exemplary semiconductor structure ofFIG. 20 after performing an anneal to convert the polycrystalline microstructure of the second conductive metal or metal alloy into a bamboo microstructure. InFIG. 21 ,element 30 denotes the second conductive metal or metal alloy that has the bamboo microstructure. The anneal used in this step of the present application may include one of the anneals (i.e., thermal or laser) mentioned above. - Referring now to
FIG. 22 , there is illustrated the exemplary semiconductor structure ofFIG. 21 after performing a planarization process. The planarization process may include chemical mechanical planarization and/or grinding. The planarization process removes all material that is present outside of theline opening 24 and located above the topmost surface of the second interconnectdielectric material layer 22. The aspect ratio of the linelevel interconnect structure 30P, h2′/w2′, is equal to or less than the original aspect ratio shown inFIG. 19A due to possible height loss during the planarization process. - The planarization process provides a line
level interconnect structure 30P embedded in the second interconnectdielectric material layer 22; a remaining portion of the metallic cap layer (i.e.,metallic capping portion 50P) may be located adjacent one side of a bottom portion of the linelevel interconnect structure 30P. As is shown, the topmost surface of the linelevel interconnect structure 30P is coplanar with a topmost surface of the second interconnectdielectric material layer 22. The linelevel interconnect structure 30P is composed of a remaining portion of the second conductive metal or metal alloy having the bamboo microstructure mentioned above. - In
FIG. 22 ,element 26P denotes a remaining portion of the continuous layer of the seconddiffusion barrier material 26. The remaining portion of the continuous layer of the seconddiffusion barrier material 26 may be referred to as a seconddiffusion barrier liner 26P. The seconddiffusion barrier liner 26P continuously lines theline opening 24. -
FIG. 22 illustrates yet another exemplary semiconductor structure of the present application. The semiconductor structure shown inFIG. 21 includes a combined via level/linelevel interconnect structure 20P embedded in the first interconnectdielectric material layer 12. The structure further includes a linelevel interconnect structure 30P embedded in the second interconnectdielectric material layer 22. The linelevel interconnect structure 30P is located on at least a portion of the combined via level/linelevel interconnect structure 20P. The combined via level/linelevel interconnect structure 20P comprises a first conductive metal or metal alloy having a bamboo microstructure, and the linelevel interconnect structure 30P comprises a second conductive metal or metal alloy having a bamboo microstructure. Both line levels have an aspect ratio of less than 2.5. In this embodiment of the present application, portions of the first and secondinterconnect dielectric materials FIG. 16 has a low resistivity of less than 7 micro-ohms-cm. - While the present application has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present application. It is therefore intended that the present application not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/225,003 US9875966B1 (en) | 2016-08-01 | 2016-08-01 | Method and structure of forming low resistance interconnects |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/225,003 US9875966B1 (en) | 2016-08-01 | 2016-08-01 | Method and structure of forming low resistance interconnects |
Publications (2)
Publication Number | Publication Date |
---|---|
US9875966B1 US9875966B1 (en) | 2018-01-23 |
US20180033690A1 true US20180033690A1 (en) | 2018-02-01 |
Family
ID=60956875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/225,003 Expired - Fee Related US9875966B1 (en) | 2016-08-01 | 2016-08-01 | Method and structure of forming low resistance interconnects |
Country Status (1)
Country | Link |
---|---|
US (1) | US9875966B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190067197A1 (en) * | 2017-08-31 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor device and methods of fabrication thereof |
US20220319992A1 (en) * | 2021-03-31 | 2022-10-06 | Taiwan Semiconductor Manufacturing Company Limited | Plasma-damage-resistant interconnect structure and methods for manufacturing the same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10177028B1 (en) * | 2017-07-07 | 2019-01-08 | Globalfoundries Inc. | Method for manufacturing fully aligned via structures having relaxed gapfills |
US20190067178A1 (en) * | 2017-08-30 | 2019-02-28 | Qualcomm Incorporated | Fine pitch and spacing interconnects with reserve interconnect portion |
US11557482B2 (en) | 2019-10-04 | 2023-01-17 | International Business Machines Corporation | Electrode with alloy interface |
US11107731B1 (en) | 2020-03-30 | 2021-08-31 | International Business Machines Corporation | Self-aligned repaired top via |
US11410879B2 (en) | 2020-04-07 | 2022-08-09 | International Business Machines Corporation | Subtractive back-end-of-line vias |
US20220310506A1 (en) * | 2021-03-29 | 2022-09-29 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6001461A (en) * | 1992-08-27 | 1999-12-14 | Kabushiki Kaisha Toshiba | Electronic parts and manufacturing method thereof |
US20060160350A1 (en) * | 2005-01-18 | 2006-07-20 | International Business Machines Corporation | On-chip Cu interconnection using 1 to 5 nm thick metal cap |
US20120319282A1 (en) * | 2011-06-20 | 2012-12-20 | Tessera, Inc. | Reliable Packaging and Interconnect Structures |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3382031B2 (en) * | 1993-11-16 | 2003-03-04 | 株式会社東芝 | Method for manufacturing semiconductor device |
US6693356B2 (en) * | 2002-03-27 | 2004-02-17 | Texas Instruments Incorporated | Copper transition layer for improving copper interconnection reliability |
US6731006B1 (en) * | 2002-12-20 | 2004-05-04 | Advanced Micro Devices, Inc. | Doped copper interconnects using laser thermal annealing |
US7659197B1 (en) * | 2007-09-21 | 2010-02-09 | Novellus Systems, Inc. | Selective resputtering of metal seed layers |
EP2217865A4 (en) | 2007-10-18 | 2014-03-05 | Alliance Sustainable Energy | High temperature solar selective coatings |
US7964504B1 (en) * | 2008-02-29 | 2011-06-21 | Novellus Systems, Inc. | PVD-based metallization methods for fabrication of interconnections in semiconductor devices |
US10036099B2 (en) | 2008-08-07 | 2018-07-31 | Slt Technologies, Inc. | Process for large-scale ammonothermal manufacturing of gallium nitride boules |
FR2936088B1 (en) | 2008-09-18 | 2011-01-07 | Commissariat Energie Atomique | NUCLEAR FUEL TANK WITH HIGH THERMAL CONDUCTIVITY AND METHOD OF MANUFACTURING THE SAME. |
US8993472B2 (en) | 2008-11-07 | 2015-03-31 | National Research Council Of Canada | Catalytic materials for fuel cell electrodes and method for their production |
SE533883C2 (en) | 2009-06-01 | 2011-02-22 | Seco Tools Ab | Nanolaminated coated cutting tool |
SE533884C2 (en) | 2009-06-01 | 2011-02-22 | Seco Tools Ab | Nanolaminated coated cutting tool |
US20110052406A1 (en) | 2009-08-25 | 2011-03-03 | General Electric Company | Airfoil and process for depositing an erosion-resistant coating on the airfoil |
WO2011119430A1 (en) | 2010-03-26 | 2011-09-29 | Boston Scientific Scimed, Inc. | Endoprosthesis |
CH701726B1 (en) | 2010-05-11 | 2011-03-15 | Medacta Int Sa | Metal substrate comprises nitride-based ceramic coatings used for the production of the joints of orthopedic implants |
JP2013529507A (en) | 2010-06-21 | 2013-07-22 | ゾリオン メディカル インコーポレイテッド | Bioabsorbable implant |
US8449817B2 (en) | 2010-06-30 | 2013-05-28 | H.C. Stark, Inc. | Molybdenum-containing targets comprising three metal elements |
US20140324156A1 (en) | 2011-06-21 | 2014-10-30 | The University Of Sydney | Implantable device with plasma polymer surface |
US8716863B2 (en) * | 2011-07-13 | 2014-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for high performance interconnect |
US9034479B2 (en) | 2011-10-13 | 2015-05-19 | General Electric Company | Thermal barrier coating systems and processes therefor |
US9023486B2 (en) | 2011-10-13 | 2015-05-05 | General Electric Company | Thermal barrier coating systems and processes therefor |
US9034465B2 (en) | 2012-06-08 | 2015-05-19 | United Technologies Corporation | Thermally insulative attachment |
JP2014152085A (en) * | 2013-02-12 | 2014-08-25 | Nitto Denko Corp | Cigs-film manufacturing method, and cigs-solar-cell manufacturing method using the same |
US9576892B2 (en) * | 2013-09-09 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of forming same |
US20150129087A1 (en) | 2013-11-13 | 2015-05-14 | Medtronic, Inc. | Method of making porous nitrogenized titanium coatings for medical devices |
US20150228555A1 (en) * | 2014-02-10 | 2015-08-13 | Globalfoundries Inc. | Structure and method of cancelling tsv-induced substrate stress |
US10163698B2 (en) * | 2014-05-07 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company Ltd. | Interconnect structure and manufacturing method thereof |
-
2016
- 2016-08-01 US US15/225,003 patent/US9875966B1/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6001461A (en) * | 1992-08-27 | 1999-12-14 | Kabushiki Kaisha Toshiba | Electronic parts and manufacturing method thereof |
US20060160350A1 (en) * | 2005-01-18 | 2006-07-20 | International Business Machines Corporation | On-chip Cu interconnection using 1 to 5 nm thick metal cap |
US20120319282A1 (en) * | 2011-06-20 | 2012-12-20 | Tessera, Inc. | Reliable Packaging and Interconnect Structures |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190067197A1 (en) * | 2017-08-31 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor device and methods of fabrication thereof |
US10777504B2 (en) * | 2017-08-31 | 2020-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor device and methods of fabrication thereof |
US11610841B2 (en) | 2017-08-31 | 2023-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor device and methods of fabrication thereof |
US20220319992A1 (en) * | 2021-03-31 | 2022-10-06 | Taiwan Semiconductor Manufacturing Company Limited | Plasma-damage-resistant interconnect structure and methods for manufacturing the same |
US11728272B2 (en) * | 2021-03-31 | 2023-08-15 | Taiwan Semiconductor Manufacturing Company Limited | Plasma-damage-resistant interconnect structure and methods for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US9875966B1 (en) | 2018-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9613900B2 (en) | Nanoscale interconnect structure | |
US9875966B1 (en) | Method and structure of forming low resistance interconnects | |
US8288276B2 (en) | Method of forming an interconnect structure including a metallic interfacial layer located at a bottom via portion | |
US8592306B2 (en) | Redundant metal barrier structure for interconnect applications | |
US7215006B2 (en) | Plating seed layer including an oxygen/nitrogen transition region for barrier enhancement | |
US8336204B2 (en) | Formation of alloy liner by reaction of diffusion barrier and seed layer for interconnect application | |
US20090200668A1 (en) | Interconnect structure with high leakage resistance | |
WO2011084667A2 (en) | Interconnect structure with a mushroom-shaped oxide capping layer and method for fabricating same | |
US9202749B2 (en) | Process methods for advanced interconnect patterning | |
US9786553B1 (en) | Advanced BEOL interconnect structure containing uniform air gaps | |
US10224281B2 (en) | Metallic blocking layer for reliable interconnects and contacts | |
US20090072406A1 (en) | Interconnect structure with improved electromigration resistance and method of fabricating same | |
US10665541B2 (en) | Biconvex low resistance metal wire | |
US7687877B2 (en) | Interconnect structure with a mushroom-shaped oxide capping layer and method for fabricating same | |
US9859219B1 (en) | Copper wiring structures with copper titanium encapsulation | |
US10546815B2 (en) | Low resistance interconnect structure with partial seed enhancement liner | |
US9773735B1 (en) | Geometry control in advanced interconnect structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YANG, CHIH-CHAO;REEL/FRAME:039304/0521 Effective date: 20160728 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052644/0868 Effective date: 20200306 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220123 |