US20170372999A1 - Conductive terminal on integrated circuit - Google Patents
Conductive terminal on integrated circuit Download PDFInfo
- Publication number
- US20170372999A1 US20170372999A1 US15/275,460 US201615275460A US2017372999A1 US 20170372999 A1 US20170372999 A1 US 20170372999A1 US 201615275460 A US201615275460 A US 201615275460A US 2017372999 A1 US2017372999 A1 US 2017372999A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- dielectric layer
- conductive via
- contact openings
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/03001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/03009—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for protecting parts during manufacture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/0392—Methods of manufacturing bonding areas involving a specific sequence of method steps specifically adapted to include a probing step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
- H01L2224/05088—Shape of the additional element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
- H01L2224/05089—Disposition of the additional element
- H01L2224/05093—Disposition of the additional element of a plurality of vias
- H01L2224/05096—Uniform arrangement, i.e. array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05555—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05557—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05575—Plural external layers
- H01L2224/0558—Plural external layers being stacked
- H01L2224/05582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
Definitions
- Integrated circuits are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Integrated circuits are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductor layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a semiconductor wafer, and the integrated circuits are test or inspected by chip-probing process. During the chip-probing process, the probe is pressed on the conductive terminals of the integrated circuits, and the testing stability of the chip-probing process is relevant to the morphology of the conductive terminals.
- FIG. 1 is a schematic view illustrating a conductive terminal on an integrated circuit according to some exemplary embodiments of the present disclosure.
- FIG. 2 is a schematic view illustrating a conductive terminal on an integrated circuit according to some alternative exemplary embodiments of the present disclosure.
- FIG. 3 is a schematic view illustrating a conductive terminal on an integrated circuit according to some other embodiments of the present disclosure.
- FIG. 4 is a schematic view illustrating a conductive terminal on an integrated circuit according to yet alternative embodiments of the present disclosure.
- FIG. 5 is a schematic view illustrating the relation between the area of the dielectric island and the area of the ring-shaped contact opening.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- FIG. 1 is a schematic view illustrating a conductive terminal on an integrated circuit according to some exemplary embodiments of the present disclosure.
- a conductive terminal 110 on an integrated circuit 100 is provided.
- the conductive terminal 110 includes a conductive pad 112 , a dielectric layer 114 , and a conductive via 116 .
- the conductive pad 112 is disposed on and electrically to the integrated circuit 100 .
- the dielectric layer 114 covers the integrated circuit 100 and the conductive pad 112 , the dielectric layer 114 includes a plurality of contact openings O 1 arranged in array, and the conductive pad 112 is partially exposed by the contact openings O 1 .
- the conductive via 116 is disposed on the dielectric layer 114 and electrically connected to the conductive pad 112 through the contact openings O 1 .
- the conductive via 116 includes a plurality of convex portions C 1 arranged in array.
- the convex portions C 1 are distributed on a top surface of the conductive via 116 , and the convex portions C 1 are corresponding to the contact openings O 1 of the dielectric layer 114 . In some embodiments, the convex portions C 1 are above the contact openings O 1 .
- the integrated circuit 100 may include a semiconductor substrate, and the semiconductor substrate includes active components (e.g., transistors and so on) and passive components (resistors, inductors, capacitors, and so on) formed therein.
- the integrated circuit 100 may include a plurality of bonding pads 102 and a passivation layer 104 formed on the active surface 100 a thereof. Only one bonding pad 102 is shown in FIG. 1 for illustration, and the number of the bonding pad 102 is not limited in this disclosure.
- the bonding pad 102 is electrically connected to the active components and/or the passive components through an interconnection layer underneath.
- the interconnection layer is a part of the integrated circuit 100 , and the bonding pad 102 having a pre-determined pattern may be considered as a top metal layer of the interconnection.
- the passivation layer 104 covers the active surface 100 a of the integrated circuit 100 and includes a plurality of contact openings O 2 . Only one contact opening O 2 is shown in FIG. 1 for illustration, and the number of the contact opening O 2 is not limited in this disclosure.
- the bonding pad 102 is exposed by the contact opening O 2 of the passivation layer 104 .
- the passivation layer 104 is formed of un-doped silicate glass (USG), silicon nitride, silicon oxy-nitride, silicon oxide, or combinations thereof, but is not limited by the above-mentioned materials.
- the conductive pad 112 of the conductive terminal 110 is formed on the passivation layer 104 , and the conductive pad 112 is electrically connected to the bonding pad 102 of the integrated circuit 100 through the contact opening O 2 of the passivation layer 104 .
- the conductive pad 112 may be an aluminum pad, a copper pad, or other suitable metallic pad.
- the dielectric layer 114 is formed of polymer, polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable dielectric material, but is not limited by the above-mentioned materials.
- the materials of the passivation layer 104 and the dielectric layer 114 are different. However, in other embodiments, the materials of the passivation layer and the dielectric layer may be the same according to design requirements.
- the contact openings O 1 of the dielectric layer 114 are circular contact openings, and the diameter of each contact opening O 1 ranges from about 8 micrometers to about 10 micrometers, for example.
- the spacing between two neighboring contact openings O 1 ranges from about 3 micrometers to about 5 micrometers, for example.
- the contact openings O 1 are filled by the conductive via 116 , and the dielectric layer 114 is partially covered by the conductive via 116 .
- the diameter of the circular area occupied by the conductive via 116 ranges from about 45 micrometers to about 50 micrometers, for example. In this embodiment, the diameter of each contact opening O 1 is about 10 micrometers, the spacing between two neighboring contact openings O 1 is about 3 micrometers, and the diameter of the circular area occupied by the conductive via 116 is about 50 micrometers.
- the conductive via 116 may include a plurality of first conductive portions 116 a embedded in the contact openings O 1 of the dielectric layer 114 and a second conductive portion 116 b connected to the first conductive portions 116 a , and the second conductive portion 116 b covers the first conductive portions 116 a and the dielectric layer 114 .
- the convex portions C 1 are distributed on the top surface of the second conductive portion 116 b.
- the contact openings O 1 of the dielectric layer 114 are arranged alone two orthogonal paths on a plane where the dielectric layer 114 is deposited.
- the contact openings O 1 of the dielectric layer 114 are arranged alone a horizontal path and a vertical path on the plane where the dielectric layer 114 is deposited.
- the arrangement of the contact openings O 1 is not limited in this disclosure.
- the contact openings O 1 may be arranged uniformly between the conductive pad 112 and the conductive via 116 .
- the contact openings O 1 may be arranged regularly or randomly, for example.
- the convex portions C 1 are formed and distributed on the top surface of the conductive via 116 after forming the conductive via 116 . It is noted that the dimension and the position of the convex portions C 1 correspond to those of the contact openings O 1 of the dielectric layer 114 .
- the conductive via 116 is formed through a plating process, and the convex portions C 1 of the conductive via 116 are formed due to the morphology of the dielectric layer 114 .
- the area of the convex portions C 1 of the conductive via 116 may be about 15.8% to about 20% of the area occupied by the conductive via 116 . Since the area of the convex portions C 1 is sufficient for chip-probing, the convex portions C 1 of the conductive via 116 facilitate the chip probing process performed on the conductive terminal 110 .
- a probe having a Micro-Electro-Mechanical System (MEMS) flat tip is provided, and the MEMS flat tip is pressed on and in contact with the convex portions C 1 of the conductive terminal 110 .
- MEMS Micro-Electro-Mechanical System
- the contact condition between the convex portions C 1 of the conductive terminal 110 and the MEMS flat tip is stable. Accordingly, the testing stability of the chip-probing process is good due to the morphology (i.e. the convex portions C 1 ) of the conductive terminal 110 .
- a conductive cap 118 may be optionally formed to conformally cover the top surface of the conductive via 116 .
- the conductive cap 118 is a solder cap, for example.
- the conductive cap 118 e.g., solder cap
- the conductive cap 118 e.g., solder cap
- the conductive cap 118 may be removed from the top surface of the conductive via 116 .
- the conductive cap 118 e.g., solder cap
- FIG. 2 is a schematic view illustrating a conductive terminal on an integrated circuit according to some alternative exemplary embodiments of the present disclosure.
- a conductive terminal 210 on an integrated circuit 200 is provided.
- the conductive terminal 210 includes a conductive pad 212 , a dielectric layer 214 , and a conductive via 126 .
- the conductive pad 212 is disposed on and electrically to the integrated circuit 200 .
- the dielectric layer 214 covers the integrated circuit 200 and the conductive pad 212 .
- the dielectric layer 214 includes a plurality of contact openings O 3 , and the conductive pad 212 is partially exposed by the contact openings O 3 .
- the conductive via 216 is disposed on the dielectric layer 214 and electrically connected to the conductive pad 212 through the contact openings O 3 .
- the conductive via 216 includes a plurality of convex portions C 2 .
- the convex portions C 2 are distributed on a top surface of the conductive via, and the convex portions C 2 are corresponding to the dielectric layer 214 covered by the conductive via 216 .
- the convex portions C 2 are above the dielectric layer 214 covered by the conductive via 216 .
- the integrated circuit 200 may include a semiconductor substrate, and the semiconductor substrate includes active components (e.g., transistors and so on) and passive components (resistors, inductors, capacitors, and so on) formed therein.
- the integrated circuit 200 may include a plurality of bonding pads 202 and a passivation layer 204 formed on the active surface 200 a thereof. Only one bonding pad 202 is shown in FIG. 2 for illustration, and the number of the bonding pad 202 is not limited in this disclosure.
- the bonding pad 202 is electrically connected to the active components and/or the passive components through an interconnection layer underneath.
- the interconnection layer is a part of the integrated circuit 200 , and the bonding pad 202 having a pre-determined pattern may be considered as a top metal layer of the interconnection.
- the passivation layer 204 covers the active surface 200 a of the integrated circuit 200 and includes a plurality of contact openings O 4 . Only one contact opening O 4 is shown in FIG. 2 for illustration, and the number of the contact opening O 4 is not limited in this disclosure.
- the bonding pad 202 is exposed by the contact opening O 4 of the passivation layer 204 .
- the passivation layer 204 is formed of un-doped silicate glass (USG), silicon nitride, silicon oxy-nitride, silicon oxide, or combinations thereof, but is not limited by the above-mentioned materials.
- the conductive pad 212 of the conductive terminal 210 is formed on the passivation layer 204 , and the conductive pad 212 is electrically connected to the bonding pad 202 of the integrated circuit 200 through the contact opening O 4 of the passivation layer 204 .
- the conductive pad 212 may be an aluminum pad, a copper pad, or other suitable metallic pad.
- the dielectric layer 214 is formed of polymer, polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable dielectric material, but is not limited by the above-mentioned materials.
- the materials of the passivation layer 204 and the dielectric layer 214 are different. However, in other embodiments, the materials of the passivation layer 204 and the dielectric layer 214 may be the same according to design requirements.
- the contact openings O 3 of the dielectric layer 214 are arc-shaped contact openings, and the arc-shaped contact openings O 3 are arranged along a circular path whose center of circle is aligned with the center of the conductive via 216 .
- the contact openings O 3 are separated from one another by a cross pattern X, and the intersection of the cross pattern X is aligned with the center of the conductive via 216 , for example.
- the width of the arc-shaped contact openings O 3 ranges from about 8 micrometers to about 10 micrometers, for example.
- the spacing between two neighboring arc-shaped contact openings O 3 is about 8 micrometers, for example.
- the arc-shaped contact openings O 3 are filled by the conductive via 216 , and the dielectric layer 214 is partially covered by the conductive via 216 .
- the diameter of the circular area occupied by the conductive via 216 ranges from about 45 micrometers to about 50 micrometers, for example.
- the width of the arc-shaped contact openings O 3 is about 10 micrometers
- the spacing between two neighboring arc-shaped contact openings O 3 is about 8 micrometers
- the diameter of the circular area occupied by the conductive via 216 is about 50 micrometers, for example.
- the conductive via 216 may include a plurality of first conductive portions 216 a embedded in the arc-shaped contact openings O 3 of the dielectric layer 214 and a second conductive portion 216 b connected to the first conductive portions 216 a , and the second conductive portion 216 b covers the first conductive portions 216 a and the dielectric layer 214 .
- the convex portions C 2 are distributed on the top surface of the second conductive portion 216 b.
- the convex portions C 2 are formed and distributed on the top surface of the conductive via 216 after forming the conductive via 216 . It is noted that the dimension and the position of the convex portions C 2 correspond to those of the dielectric layer 214 which is covered by the conductive via 216 .
- the conductive via 216 is formed through a plating process, and the convex portions C 2 of the conductive via 216 are formed due to the morphology of the dielectric layer 214 .
- the area of the convex portions C 2 of the conductive via 216 may be about 74.7% to about 80% of the area occupied by the conductive via 216 . Since the area of the convex portions C 2 is sufficient for chip-probing, the morphology (i.e. the convex portions C 2 ) of the conductive terminal 210 of the conductive via 216 enhance the testing stability of the chip-probing process.
- a conductive cap 218 may be optionally formed to conformally cover the top surface of the conductive via 216 .
- the conductive cap 218 is a solder cap, for example.
- the conductive cap 218 e.g., solder cap
- the conductive cap 218 e.g., solder cap
- the conductive cap 218 may be removed from the top surface of the conductive via 216 . In other words, the conductive cap 218 (e.g., solder cap) may not exit after the chip-probing process is performed.
- FIG. 3 is a schematic view illustrating a conductive terminal on an integrated circuit according to some other embodiments of the present disclosure.
- a conductive terminal 310 on an integrated circuit 300 is provided.
- the conductive terminal 310 includes a conductive pad 312 , a dielectric layer 314 , and a conductive via 316 .
- the conductive pad 312 is disposed on and electrically to the integrated circuit 300 .
- the dielectric layer 314 covers the integrated circuit 300 and the conductive pad 312 , the dielectric layer 314 includes a ring-shaped contact opening O 5 , and the conductive pad 312 is partially exposed by the ring-shaped contact opening O 5 .
- the conductive via 316 is disposed on the dielectric layer 314 and electrically connected to the conductive pad 312 through the ring-shaped contact opening O 5 .
- the conductive via 316 includes a convex portion C 3 , the convex portion C 3 is distributed on a top surface of the conductive via 316 , and the convex portion C 3 is corresponding to the dielectric layer 314 covered by the conductive via 316 .
- the integrated circuit 300 may include a semiconductor substrate, and the semiconductor substrate includes active components (e.g., transistors and so on) and passive components (resistors, inductors, capacitors, and so on) formed therein.
- the integrated circuit 300 may include a plurality of bonding pads 302 and a passivation layer 304 formed on the active surface 300 a thereof. Only one bonding pad 302 is shown in FIG. 3 for illustration, and the number of the bonding pad 302 is not limited in this disclosure.
- the bonding pad 302 is electrically connected to the active components and/or the passive components through an interconnection layer underneath.
- the interconnection layer is a part of the integrated circuit 300 , and the bonding pad 302 having a pre-determined pattern may be considered as a top metal layer of the interconnection.
- the passivation layer 304 covers the active surface 300 a of the integrated circuit 300 and includes a plurality of contact openings O 6 . Only one contact opening O 6 is shown in FIG. 3 for illustration, and the number of the contact opening O 6 is not limited in this disclosure.
- the bonding pad 302 is exposed by the contact opening O 6 of the passivation layer 304 .
- the passivation layer 304 is formed of un-doped silicate glass (USG), silicon nitride, silicon oxy-nitride, silicon oxide, or combinations thereof, but is not limited by the above-mentioned materials.
- the conductive pad 312 of the conductive terminal 310 is formed on the passivation layer 304 , and the conductive pad 312 is electrically connected to the bonding pad 302 of the integrated circuit 300 through the contact opening O 6 of the passivation layer 304 .
- the conductive pad 312 may be an aluminum pad, a copper pad, or other suitable metallic pad.
- the dielectric layer 314 is formed of polymer, polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable dielectric material, but is not limited by the above-mentioned materials.
- the materials of the passivation layer 304 and the dielectric layer 314 are different. However, in other embodiments, the materials of the passivation layer 304 and the dielectric layer 314 may be the same according to design requirements.
- the dielectric layer 314 includes a dielectric island 314 a surrounded by the ring-shaped contact opening O 5 .
- the center of circle of the ring-shaped contact opening O 5 coincides with the center of the dielectric island 314 a .
- the area of the conductive via 316 is greater than the total area of the dielectric island 314 a and the ring-shaped contact opening O 5 .
- the center of circle of the ring-shaped contact opening O 5 is aligned with the center of the conductive via 316 .
- the width of the ring-shaped contact opening O 5 ranges from about 5 micrometers to about 10 micrometers, for example.
- the ring-shaped contact opening O 5 is filled by the conductive via 316 , and the dielectric layer 314 is partially covered by the conductive via 316 .
- the diameter of the circular area occupied by the conductive via 316 ranges from about 45 micrometers to about 50 micrometers, for example.
- the width the ring-shaped contact opening O 5 is about 10 micrometers and the diameter of the circular area occupied by the conductive via 316 is about 50 micrometers, for example.
- the conductive via 316 may include a plurality of first conductive portions 316 a embedded in the ring-shaped contact opening O 5 of the dielectric layer 314 and a second conductive portion 316 b connected to the first conductive portions 316 a , and the second conductive portion 316 b covers the first conductive portions 316 a and the dielectric layer 314 .
- the convex portions C 3 are distributed on the top surface of the second conductive portion 316 b.
- the convex portions C 3 are formed and distributed on the top surface of the conductive via 316 after forming the conductive via 316 . It is noted that the dimension and the position of the convex portions C 3 correspond to those of the dielectric layer 314 which is covered by the conductive via 316 .
- the conductive via 316 is formed through a plating process, and the convex portions C 3 of the conductive via 316 are formed due to the morphology of the dielectric layer 314 .
- the area of the convex portions C 3 of the conductive via 316 may be about 39% to about 75% of the area occupied by the conductive via 316 . Since the area of the convex portions C 3 is sufficient for chip-probing, the morphology (i.e. the convex portions C 3 ) of the conductive terminal 310 of the conductive via 316 enhance the testing stability of the chip-probing process.
- a conductive cap 318 may be optionally formed to conformally cover the top surface of the conductive via 316 .
- the conductive cap 318 is a solder cap, for example.
- the conductive cap 318 e.g., solder cap
- the conductive cap 318 e.g., solder cap
- the conductive cap 318 may be removed from the top surface of the conductive via 316 . In other words, the conductive cap 318 (e.g., solder cap) may not exit after the chip-probing process is performed.
- FIG. 4 is a schematic view illustrating a conductive terminal on an integrated circuit according to yet alternative embodiments of the present disclosure.
- the conductive terminal 410 of this embodiment is similar to the conductive terminal 310 as illustrated in FIG. 3 except that the area of the conductive via 416 is greater than the total area of the dielectric island 314 a and the ring-shaped contact opening O 5 .
- the conductive via 416 merely covers the dielectric island 314 a of the dielectric layer 314 .
- FIG. 5 is a schematic view illustrating the relation between the area of the dielectric island 314 a and the area of the ring-shaped contact opening O 5 .
- the area A 1 of the dielectric island 314 a and the area A 2 of the ring-shaped contact opening O 5 may satisfy the following formula: 1.5 ⁇ [(A 1 +A 2 )/A 2 ] ⁇ 10.
- the tip size P of the probe, the diameter W′ of the dielectric island 314 a and the diameter W of the outer edge of the ring-shaped contact opening O 5 may satisfy the following formula: 0.5P ⁇ W ⁇ 0.95 W.
- tip size P of the probe is about 30 micrometers
- the diameter W of the outer edge of the ring-shaped contact opening O 5 is about 5 micrometers.
- the morphology of the conductive terminals is friendly to the chip-probing process. Accordingly, the testing stability and yield rate of the chip-probing process are enhanced by the morphology of the conductive terminals.
- a conductive terminal on an integrated circuit includes a conductive pad, a dielectric layer, and a conductive via.
- the conductive pad is disposed on and electrically to the integrated circuit.
- the dielectric layer covers the integrated circuit and the conductive pad, the dielectric layer includes a plurality of contact openings arranged in array, and the conductive pad is partially exposed by the contact openings.
- the conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the contact openings.
- the conductive via includes a plurality of convex portions arranged in array. The convex portions are distributed on a top surface of the conductive via, and the convex portions are corresponding to the contact openings.
- a conductive terminal on an integrated circuit includes a conductive pad, a dielectric layer, and a conductive via.
- the conductive pad is disposed on and electrically to the integrated circuit.
- the dielectric layer covers the integrated circuit and the conductive pad.
- the dielectric layer includes a plurality of contact openings, and the conductive pad is partially exposed by the contact openings.
- the conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the contact openings.
- the conductive via includes a plurality of convex portions. The convex portions are distributed on a top surface of the conductive via, and the convex portions are corresponding to the dielectric layer covered by the conductive via.
- a conductive terminal on an integrated circuit includes a conductive pad, a dielectric layer, and a conductive via.
- the conductive pad is disposed on and electrically to the integrated circuit.
- the dielectric layer covers the integrated circuit and the conductive pad, the dielectric layer includes a ring-shaped contact opening, and the conductive pad is partially exposed by the ring-shaped contact opening.
- the conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the ring-shaped contact opening.
- the conductive via includes a convex portion, the convex portion is distributed on a top surface of the conductive via, and the convex portion is corresponding to the dielectric layer covered by the conductive via.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A conductive terminal on an integrated circuit is provided. The conductive terminal includes a conductive pad, a dielectric layer, and a conductive via. The conductive pad is disposed on and electrically to the integrated circuit. The dielectric layer covers the integrated circuit and the conductive pad, the dielectric layer includes a plurality of contact openings arranged in array, and the conductive pad is partially exposed by the contact openings. The conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the contact openings. The conductive via includes a plurality of convex portions arranged in array. The convex portions are distributed on a top surface of the conductive via, and the convex portions are corresponding to the contact openings.
Description
- This application claims the priority benefits of U.S. provisional application Ser. No. 62/354,819, filed on Jun. 27, 2016. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- Integrated circuits are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Integrated circuits are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductor layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a semiconductor wafer, and the integrated circuits are test or inspected by chip-probing process. During the chip-probing process, the probe is pressed on the conductive terminals of the integrated circuits, and the testing stability of the chip-probing process is relevant to the morphology of the conductive terminals.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a schematic view illustrating a conductive terminal on an integrated circuit according to some exemplary embodiments of the present disclosure. -
FIG. 2 is a schematic view illustrating a conductive terminal on an integrated circuit according to some alternative exemplary embodiments of the present disclosure. -
FIG. 3 is a schematic view illustrating a conductive terminal on an integrated circuit according to some other embodiments of the present disclosure. -
FIG. 4 is a schematic view illustrating a conductive terminal on an integrated circuit according to yet alternative embodiments of the present disclosure. -
FIG. 5 is a schematic view illustrating the relation between the area of the dielectric island and the area of the ring-shaped contact opening. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
-
FIG. 1 is a schematic view illustrating a conductive terminal on an integrated circuit according to some exemplary embodiments of the present disclosure. Referring toFIG. 1 , in some exemplary embodiments, aconductive terminal 110 on an integratedcircuit 100 is provided. Theconductive terminal 110 includes a conductive pad 112, adielectric layer 114, and a conductive via 116. The conductive pad 112 is disposed on and electrically to the integratedcircuit 100. Thedielectric layer 114 covers theintegrated circuit 100 and the conductive pad 112, thedielectric layer 114 includes a plurality of contact openings O1 arranged in array, and the conductive pad 112 is partially exposed by the contact openings O1. The conductive via 116 is disposed on thedielectric layer 114 and electrically connected to the conductive pad 112 through the contact openings O1. The conductive via 116 includes a plurality of convex portions C1 arranged in array. The convex portions C1 are distributed on a top surface of the conductive via 116, and the convex portions C1 are corresponding to the contact openings O1 of thedielectric layer 114. In some embodiments, the convex portions C1 are above the contact openings O1. - The
integrated circuit 100 may include a semiconductor substrate, and the semiconductor substrate includes active components (e.g., transistors and so on) and passive components (resistors, inductors, capacitors, and so on) formed therein. In some embodiments, theintegrated circuit 100 may include a plurality ofbonding pads 102 and apassivation layer 104 formed on theactive surface 100 a thereof. Only onebonding pad 102 is shown inFIG. 1 for illustration, and the number of thebonding pad 102 is not limited in this disclosure. Thebonding pad 102 is electrically connected to the active components and/or the passive components through an interconnection layer underneath. The interconnection layer is a part of the integratedcircuit 100, and thebonding pad 102 having a pre-determined pattern may be considered as a top metal layer of the interconnection. Thepassivation layer 104 covers theactive surface 100 a of the integratedcircuit 100 and includes a plurality of contact openings O2. Only one contact opening O2 is shown inFIG. 1 for illustration, and the number of the contact opening O2 is not limited in this disclosure. Thebonding pad 102 is exposed by the contact opening O2 of thepassivation layer 104. For example, thepassivation layer 104 is formed of un-doped silicate glass (USG), silicon nitride, silicon oxy-nitride, silicon oxide, or combinations thereof, but is not limited by the above-mentioned materials. - As shown in
FIG. 1 , the conductive pad 112 of theconductive terminal 110 is formed on thepassivation layer 104, and the conductive pad 112 is electrically connected to thebonding pad 102 of the integratedcircuit 100 through the contact opening O2 of thepassivation layer 104. In some embodiments, the conductive pad 112 may be an aluminum pad, a copper pad, or other suitable metallic pad. - For example, the
dielectric layer 114 is formed of polymer, polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable dielectric material, but is not limited by the above-mentioned materials. In some embodiments, the materials of thepassivation layer 104 and thedielectric layer 114 are different. However, in other embodiments, the materials of the passivation layer and the dielectric layer may be the same according to design requirements. - The contact openings O1 of the
dielectric layer 114 are circular contact openings, and the diameter of each contact opening O1 ranges from about 8 micrometers to about 10 micrometers, for example. The spacing between two neighboring contact openings O1 ranges from about 3 micrometers to about 5 micrometers, for example. The contact openings O1 are filled by the conductive via 116, and thedielectric layer 114 is partially covered by the conductive via 116. The diameter of the circular area occupied by the conductive via 116 ranges from about 45 micrometers to about 50 micrometers, for example. In this embodiment, the diameter of each contact opening O1 is about 10 micrometers, the spacing between two neighboring contact openings O1 is about 3 micrometers, and the diameter of the circular area occupied by the conductive via 116 is about 50 micrometers. - In some embodiments, the conductive via 116 may include a plurality of first
conductive portions 116 a embedded in the contact openings O1 of thedielectric layer 114 and a secondconductive portion 116 b connected to the firstconductive portions 116 a, and the secondconductive portion 116 b covers the firstconductive portions 116 a and thedielectric layer 114. The convex portions C1 are distributed on the top surface of the secondconductive portion 116 b. - As shown in
FIG. 1 , the contact openings O1 of thedielectric layer 114 are arranged alone two orthogonal paths on a plane where thedielectric layer 114 is deposited. For example, the contact openings O1 of thedielectric layer 114 are arranged alone a horizontal path and a vertical path on the plane where thedielectric layer 114 is deposited. The arrangement of the contact openings O1 is not limited in this disclosure. The contact openings O1 may be arranged uniformly between the conductive pad 112 and the conductive via 116. The contact openings O1 may be arranged regularly or randomly, for example. - Since the area of the contact openings O1 formed in the
dielectric layer 114 ranges from about 251.3 μm2 to about 392.7 μm2, the convex portions C1 are formed and distributed on the top surface of the conductive via 116 after forming the conductive via 116. It is noted that the dimension and the position of the convex portions C1 correspond to those of the contact openings O1 of thedielectric layer 114. In some embodiments, the conductive via 116 is formed through a plating process, and the convex portions C1 of the conductive via 116 are formed due to the morphology of thedielectric layer 114. - In some embodiments, the area of the convex portions C1 of the conductive via 116 may be about 15.8% to about 20% of the area occupied by the conductive via 116. Since the area of the convex portions C1 is sufficient for chip-probing, the convex portions C1 of the conductive via 116 facilitate the chip probing process performed on the
conductive terminal 110. During the chip-probing process performed on theconductive terminal 110 on theintegrated circuit 100, a probe having a Micro-Electro-Mechanical System (MEMS) flat tip is provided, and the MEMS flat tip is pressed on and in contact with the convex portions C1 of theconductive terminal 110. The contact condition between the convex portions C1 of theconductive terminal 110 and the MEMS flat tip is stable. Accordingly, the testing stability of the chip-probing process is good due to the morphology (i.e. the convex portions C1) of theconductive terminal 110. - As shown in
FIG. 1 , before performing the chip-probing process, aconductive cap 118 may be optionally formed to conformally cover the top surface of the conductive via 116. In some embodiments, theconductive cap 118 is a solder cap, for example. The conductive cap 118 (e.g., solder cap) facilitates the chip-probing process. After the chip-probing process is performed, the conductive cap 118 (e.g., solder cap) may be removed from the top surface of the conductive via 116. In other words, the conductive cap 118 (e.g., solder cap) may not exit after the chip-probing process is performed. -
FIG. 2 is a schematic view illustrating a conductive terminal on an integrated circuit according to some alternative exemplary embodiments of the present disclosure. Referring toFIG. 2 , aconductive terminal 210 on anintegrated circuit 200 is provided. Theconductive terminal 210 includes a conductive pad 212, adielectric layer 214, and a conductive via 126. The conductive pad 212 is disposed on and electrically to theintegrated circuit 200. Thedielectric layer 214 covers theintegrated circuit 200 and the conductive pad 212. Thedielectric layer 214 includes a plurality of contact openings O3, and the conductive pad 212 is partially exposed by the contact openings O3. The conductive via 216 is disposed on thedielectric layer 214 and electrically connected to the conductive pad 212 through the contact openings O3. The conductive via 216 includes a plurality of convex portions C2. The convex portions C2 are distributed on a top surface of the conductive via, and the convex portions C2 are corresponding to thedielectric layer 214 covered by the conductive via 216. In some embodiments, the convex portions C2 are above thedielectric layer 214 covered by the conductive via 216. - The
integrated circuit 200 may include a semiconductor substrate, and the semiconductor substrate includes active components (e.g., transistors and so on) and passive components (resistors, inductors, capacitors, and so on) formed therein. In some embodiments, theintegrated circuit 200 may include a plurality ofbonding pads 202 and apassivation layer 204 formed on theactive surface 200 a thereof. Only onebonding pad 202 is shown inFIG. 2 for illustration, and the number of thebonding pad 202 is not limited in this disclosure. Thebonding pad 202 is electrically connected to the active components and/or the passive components through an interconnection layer underneath. The interconnection layer is a part of theintegrated circuit 200, and thebonding pad 202 having a pre-determined pattern may be considered as a top metal layer of the interconnection. Thepassivation layer 204 covers theactive surface 200 a of theintegrated circuit 200 and includes a plurality of contact openings O4. Only one contact opening O4 is shown inFIG. 2 for illustration, and the number of the contact opening O4 is not limited in this disclosure. Thebonding pad 202 is exposed by the contact opening O4 of thepassivation layer 204. For example, thepassivation layer 204 is formed of un-doped silicate glass (USG), silicon nitride, silicon oxy-nitride, silicon oxide, or combinations thereof, but is not limited by the above-mentioned materials. - As shown in
FIG. 2 , the conductive pad 212 of theconductive terminal 210 is formed on thepassivation layer 204, and the conductive pad 212 is electrically connected to thebonding pad 202 of theintegrated circuit 200 through the contact opening O4 of thepassivation layer 204. In some embodiments, the conductive pad 212 may be an aluminum pad, a copper pad, or other suitable metallic pad. - For example, the
dielectric layer 214 is formed of polymer, polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable dielectric material, but is not limited by the above-mentioned materials. In some embodiments, the materials of thepassivation layer 204 and thedielectric layer 214 are different. However, in other embodiments, the materials of thepassivation layer 204 and thedielectric layer 214 may be the same according to design requirements. - The contact openings O3 of the
dielectric layer 214 are arc-shaped contact openings, and the arc-shaped contact openings O3 are arranged along a circular path whose center of circle is aligned with the center of the conductive via 216. The contact openings O3 are separated from one another by a cross pattern X, and the intersection of the cross pattern X is aligned with the center of the conductive via 216, for example. The width of the arc-shaped contact openings O3 ranges from about 8 micrometers to about 10 micrometers, for example. The spacing between two neighboring arc-shaped contact openings O3 is about 8 micrometers, for example. The arc-shaped contact openings O3 are filled by the conductive via 216, and thedielectric layer 214 is partially covered by the conductive via 216. The diameter of the circular area occupied by the conductive via 216 ranges from about 45 micrometers to about 50 micrometers, for example. In this embodiment, the width of the arc-shaped contact openings O3 is about 10 micrometers, the spacing between two neighboring arc-shaped contact openings O3 is about 8 micrometers, and the diameter of the circular area occupied by the conductive via 216 is about 50 micrometers, for example. - In some embodiments, the conductive via 216 may include a plurality of first
conductive portions 216 a embedded in the arc-shaped contact openings O3 of thedielectric layer 214 and a secondconductive portion 216 b connected to the firstconductive portions 216 a, and the secondconductive portion 216 b covers the firstconductive portions 216 a and thedielectric layer 214. The convex portions C2 are distributed on the top surface of the secondconductive portion 216 b. - Since the area of the arc-shaped contact openings O3 formed in the
dielectric layer 214 ranges from about 350 μm2 to about 496.8 μm2 and the cross pattern X is formed between the arc-shaped contact openings O3, the convex portions C2 are formed and distributed on the top surface of the conductive via 216 after forming the conductive via 216. It is noted that the dimension and the position of the convex portions C2 correspond to those of thedielectric layer 214 which is covered by the conductive via 216. In some embodiments, the conductive via 216 is formed through a plating process, and the convex portions C2 of the conductive via 216 are formed due to the morphology of thedielectric layer 214. - In some embodiments, the area of the convex portions C2 of the conductive via 216 may be about 74.7% to about 80% of the area occupied by the conductive via 216. Since the area of the convex portions C2 is sufficient for chip-probing, the morphology (i.e. the convex portions C2) of the
conductive terminal 210 of the conductive via 216 enhance the testing stability of the chip-probing process. - As shown in
FIG. 2 , before performing the chip-probing process, aconductive cap 218 may be optionally formed to conformally cover the top surface of the conductive via 216. In some embodiments, theconductive cap 218 is a solder cap, for example. The conductive cap 218 (e.g., solder cap) facilitates the chip-probing process. After the chip-probing process is performed, the conductive cap 218 (e.g., solder cap) may be removed from the top surface of the conductive via 216. In other words, the conductive cap 218 (e.g., solder cap) may not exit after the chip-probing process is performed. -
FIG. 3 is a schematic view illustrating a conductive terminal on an integrated circuit according to some other embodiments of the present disclosure. Referring toFIG. 3 , aconductive terminal 310 on anintegrated circuit 300 is provided. Theconductive terminal 310 includes aconductive pad 312, adielectric layer 314, and a conductive via 316. Theconductive pad 312 is disposed on and electrically to theintegrated circuit 300. Thedielectric layer 314 covers theintegrated circuit 300 and theconductive pad 312, thedielectric layer 314 includes a ring-shaped contact opening O5, and theconductive pad 312 is partially exposed by the ring-shaped contact opening O5. The conductive via 316 is disposed on thedielectric layer 314 and electrically connected to theconductive pad 312 through the ring-shaped contact opening O5. The conductive via 316 includes a convex portion C3, the convex portion C3 is distributed on a top surface of the conductive via 316, and the convex portion C3 is corresponding to thedielectric layer 314 covered by the conductive via 316. - The
integrated circuit 300 may include a semiconductor substrate, and the semiconductor substrate includes active components (e.g., transistors and so on) and passive components (resistors, inductors, capacitors, and so on) formed therein. In some embodiments, theintegrated circuit 300 may include a plurality ofbonding pads 302 and apassivation layer 304 formed on theactive surface 300 a thereof. Only onebonding pad 302 is shown inFIG. 3 for illustration, and the number of thebonding pad 302 is not limited in this disclosure. Thebonding pad 302 is electrically connected to the active components and/or the passive components through an interconnection layer underneath. The interconnection layer is a part of theintegrated circuit 300, and thebonding pad 302 having a pre-determined pattern may be considered as a top metal layer of the interconnection. Thepassivation layer 304 covers theactive surface 300 a of theintegrated circuit 300 and includes a plurality of contact openings O6. Only one contact opening O6 is shown inFIG. 3 for illustration, and the number of the contact opening O6 is not limited in this disclosure. Thebonding pad 302 is exposed by the contact opening O6 of thepassivation layer 304. For example, thepassivation layer 304 is formed of un-doped silicate glass (USG), silicon nitride, silicon oxy-nitride, silicon oxide, or combinations thereof, but is not limited by the above-mentioned materials. - As shown in
FIG. 3 , theconductive pad 312 of theconductive terminal 310 is formed on thepassivation layer 304, and theconductive pad 312 is electrically connected to thebonding pad 302 of theintegrated circuit 300 through the contact opening O6 of thepassivation layer 304. In some embodiments, theconductive pad 312 may be an aluminum pad, a copper pad, or other suitable metallic pad. - For example, the
dielectric layer 314 is formed of polymer, polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable dielectric material, but is not limited by the above-mentioned materials. In some embodiments, the materials of thepassivation layer 304 and thedielectric layer 314 are different. However, in other embodiments, the materials of thepassivation layer 304 and thedielectric layer 314 may be the same according to design requirements. - The
dielectric layer 314 includes adielectric island 314 a surrounded by the ring-shaped contact opening O5. The center of circle of the ring-shaped contact opening O5 coincides with the center of thedielectric island 314 a. In this embodiment, the area of the conductive via 316 is greater than the total area of thedielectric island 314 a and the ring-shaped contact opening O5. Furthermore, the center of circle of the ring-shaped contact opening O5 is aligned with the center of the conductive via 316. The width of the ring-shaped contact opening O5 ranges from about 5 micrometers to about 10 micrometers, for example. The ring-shaped contact opening O5 is filled by the conductive via 316, and thedielectric layer 314 is partially covered by the conductive via 316. The diameter of the circular area occupied by the conductive via 316 ranges from about 45 micrometers to about 50 micrometers, for example. In this embodiment, the width the ring-shaped contact opening O5 is about 10 micrometers and the diameter of the circular area occupied by the conductive via 316 is about 50 micrometers, for example. - In some embodiments, the conductive via 316 may include a plurality of first
conductive portions 316 a embedded in the ring-shaped contact opening O5 of thedielectric layer 314 and a secondconductive portion 316 b connected to the firstconductive portions 316 a, and the secondconductive portion 316 b covers the firstconductive portions 316 a and thedielectric layer 314. The convex portions C3 are distributed on the top surface of the secondconductive portion 316 b. - Since the area of the ring-shaped contact opening O5 formed in the
dielectric layer 314 ranges from about 486.9 μm2 to about 1200.1 μm2, the convex portions C3 are formed and distributed on the top surface of the conductive via 316 after forming the conductive via 316. It is noted that the dimension and the position of the convex portions C3 correspond to those of thedielectric layer 314 which is covered by the conductive via 316. In some embodiments, the conductive via 316 is formed through a plating process, and the convex portions C3 of the conductive via 316 are formed due to the morphology of thedielectric layer 314. - In some embodiments, the area of the convex portions C3 of the conductive via 316 may be about 39% to about 75% of the area occupied by the conductive via 316. Since the area of the convex portions C3 is sufficient for chip-probing, the morphology (i.e. the convex portions C3) of the
conductive terminal 310 of the conductive via 316 enhance the testing stability of the chip-probing process. - As shown in
FIG. 3 , before performing the chip-probing process, aconductive cap 318 may be optionally formed to conformally cover the top surface of the conductive via 316. In some embodiments, theconductive cap 318 is a solder cap, for example. The conductive cap 318 (e.g., solder cap) facilitates the chip-probing process. After the chip-probing process is performed, the conductive cap 318 (e.g., solder cap) may be removed from the top surface of the conductive via 316. In other words, the conductive cap 318 (e.g., solder cap) may not exit after the chip-probing process is performed. -
FIG. 4 is a schematic view illustrating a conductive terminal on an integrated circuit according to yet alternative embodiments of the present disclosure. Referring toFIGS. 3 and 4 , theconductive terminal 410 of this embodiment is similar to theconductive terminal 310 as illustrated inFIG. 3 except that the area of the conductive via 416 is greater than the total area of thedielectric island 314 a and the ring-shaped contact opening O5. In other words, the conductive via 416 merely covers thedielectric island 314 a of thedielectric layer 314. -
FIG. 5 is a schematic view illustrating the relation between the area of thedielectric island 314 a and the area of the ring-shaped contact opening O5. Referring toFIG. 5 , in some embodiments, the area A1 of thedielectric island 314 a and the area A2 of the ring-shaped contact opening O5 may satisfy the following formula: 1.5≦[(A1+A2)/A2]<10. In some embodiments, the tip size P of the probe, the diameter W′ of thedielectric island 314 a and the diameter W of the outer edge of the ring-shaped contact opening O5 may satisfy the following formula: 0.5P≦W<0.95 W. For example, tip size P of the probe is about 30 micrometers, and the diameter W of the outer edge of the ring-shaped contact opening O5 is about 5 micrometers. - In the above-mentioned embodiments, the morphology of the conductive terminals is friendly to the chip-probing process. Accordingly, the testing stability and yield rate of the chip-probing process are enhanced by the morphology of the conductive terminals.
- According to some embodiments, a conductive terminal on an integrated circuit is provided. The conductive terminal includes a conductive pad, a dielectric layer, and a conductive via. The conductive pad is disposed on and electrically to the integrated circuit. The dielectric layer covers the integrated circuit and the conductive pad, the dielectric layer includes a plurality of contact openings arranged in array, and the conductive pad is partially exposed by the contact openings. The conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the contact openings. The conductive via includes a plurality of convex portions arranged in array. The convex portions are distributed on a top surface of the conductive via, and the convex portions are corresponding to the contact openings.
- According to some embodiments, a conductive terminal on an integrated circuit is provided. The conductive terminal includes a conductive pad, a dielectric layer, and a conductive via. The conductive pad is disposed on and electrically to the integrated circuit. The dielectric layer covers the integrated circuit and the conductive pad. The dielectric layer includes a plurality of contact openings, and the conductive pad is partially exposed by the contact openings. The conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the contact openings. The conductive via includes a plurality of convex portions. The convex portions are distributed on a top surface of the conductive via, and the convex portions are corresponding to the dielectric layer covered by the conductive via.
- According to some embodiments, a conductive terminal on an integrated circuit is provided. The conductive terminal includes a conductive pad, a dielectric layer, and a conductive via. The conductive pad is disposed on and electrically to the integrated circuit. The dielectric layer covers the integrated circuit and the conductive pad, the dielectric layer includes a ring-shaped contact opening, and the conductive pad is partially exposed by the ring-shaped contact opening. The conductive via is disposed on the dielectric layer and electrically connected to the conductive pad through the ring-shaped contact opening. The conductive via includes a convex portion, the convex portion is distributed on a top surface of the conductive via, and the convex portion is corresponding to the dielectric layer covered by the conductive via.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A conductive terminal on an integrated circuit, comprising:
a conductive pad disposed on and electrically to the integrated circuit;
a dielectric layer covering the integrated circuit and the conductive pad, the dielectric layer comprising a plurality of contact openings arranged in array, and the conductive pad being partially exposed by the contact openings; and
a conductive via disposed on the dielectric layer and electrically connected to the conductive pad through the contact openings, the conductive via comprising a plurality of convex portions arranged in array, the conductive via comprising a plurality of first conductive portions embedded in the contact openings and a second conductive portion connected to the first conductive portions, the second conductive portion covering the first conductive portions and the dielectric layer, the second conductive portion comprising a plurality of first segments and a second segment connected to the first segments, the first segments covering the first conductive portions, the second segment covering the dielectric layer, a maximum thickness of each of the first segments being greater than a maximum thickness of the second segment, and the convex portions being distributed on top surfaces of the first segments.
2. The conductive terminal as claimed in claim 1 , wherein each of the convex portions is distributed right above one of the contact openings.
3. The conductive terminal as claimed in claim 1 , wherein the conductive via are cylindrical conductive vias, the contact openings are circular contact openings, a diameter of each of the contact openings ranges from about 8 micrometers to about 10 micrometers, a spacing between two of the contact openings adjacent to each other ranges from about 3 micrometers to about 5 micrometers, and a diameter of a circular area occupied by the conductive via ranges from about 45 micrometers to about 50 micrometers.
4. The conductive terminal as claimed in claim 1 , wherein an area of the convex portions ranges from about 15.8% to about 20% of an area occupied by the conductive via.
5. The conductive terminal as claimed in claim 1 further comprising a conductive cap conformally covering a top surface of the second conductive portion of the conductive via.
6. The conductive terminal as claimed in claim 5 , wherein the conductive cap comprises a solder cap.
7. A conductive terminal on an integrated circuit, comprising:
a conductive pad disposed on and electrically to the integrated circuit;
a dielectric layer covering the integrated circuit and the conductive pad, the dielectric layer comprising a plurality of arc-shaped contact openings, and the conductive pad being partially exposed by the arc-shaped contact openings; and
a conductive via disposed on the dielectric layer and electrically connected to the conductive pad through the arc-shaped contact openings, the conductive via comprising a plurality of convex portions, the convex portions being distributed on a top surface of the conductive via, and the convex portions being corresponding to the dielectric layer covered by the conductive via, wherein the arc-shaped contact openings are separated from one another and arranged along a circular path, and a center of circle of the circular path is substantially aligned with a center of the conductive via.
8. The conductive terminal as claimed in claim 7 , wherein each of the convex portions is distributed right above one of the dielectric layer covered by the conductive via.
9. The conductive terminal as claimed in claim 7 , wherein the conductive via comprises a plurality of first conductive portions embedded in the arc-shaped contact openings and a second conductive portion connected to the first conductive portions, and the second conductive portion covers the first conductive portions and the dielectric layer.
10. The conductive terminal as claimed in claim 9 , wherein the convex portions are distributed on a top surface of the second conductive portion.
11. The conductive terminal as claimed in claim 7 further comprising a conductive cap conformally covering the top surface of the conductive via.
12. The conductive terminal as claimed in claim 7 , wherein an area of the convex portions ranges from about 74.7% to about 80% of an area occupied by the conductive via.
13. A conductive terminal on an integrated circuit, comprising:
a conductive pad disposed on and electrically to the integrated circuit;
a dielectric layer covering the integrated circuit and the conductive pad, the dielectric layer comprising a ring-shaped contact opening, and the conductive pad being partially exposed by the ring-shaped contact opening; and
a conductive via disposed on the dielectric layer and electrically connected to the conductive pad through the ring-shaped contact opening, the conductive via comprising at least one convex portion, the at least one convex portion being distributed on a top surface of the conductive via, and the at least one convex portion being corresponding to the dielectric layer covered by the conductive via, wherein an area of the at least one convex portion ranges from about 39% to about 75% of an area occupied by the conductive via.
14. The conductive terminal as claimed in claim 13 , wherein the at least one convex portion is above the dielectric layer covered by the conductive via.
15. The conductive terminal as claimed in claim 13 , wherein the conductive via comprises a ring-shaped conductive portions embedded in the ring-shaped contact opening and a circular conductive portion covering the ring-shaped conductive portion and a part of the dielectric layer surrounded by the ring-shaped conductive portion.
16. The conductive terminal as claimed in claim 15 , wherein the at least one convex portion is distributed on a top surface of the circular conductive portion.
17. The conductive terminal as claimed in claim 13 further comprising a conductive cap conformally cover the top surface of the conductive via.
18. The conductive terminal as claimed in claim 13 , wherein a width of the ring-shaped contact opening ranges from about 5 micrometers to about 10 micrometers and a diameter of a circular area occupied by the conductive via ranges from about 45 micrometers to about 50 micrometers.
19. The conductive terminal as claimed in claim 13 , wherein the dielectric layer comprises a circular dielectric island surrounded by the ring-shaped contact opening, and the circular dielectric island partially covers the conductive pad.
20. The conductive terminal as claimed in claim 19 , wherein an area of the conductive via is substantially equal to or greater than a total area of the circular dielectric island and the ring-shaped contact opening.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/275,460 US9852985B1 (en) | 2016-06-27 | 2016-09-25 | Conductive terminal on integrated circuit |
TW105138411A TW201801269A (en) | 2016-06-27 | 2016-11-23 | Conductive terminal on an integrated circuit |
CN201611047705.4A CN107546202A (en) | 2016-06-27 | 2016-11-23 | Conducting terminal on integrated circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662354819P | 2016-06-27 | 2016-06-27 | |
US15/275,460 US9852985B1 (en) | 2016-06-27 | 2016-09-25 | Conductive terminal on integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US9852985B1 US9852985B1 (en) | 2017-12-26 |
US20170372999A1 true US20170372999A1 (en) | 2017-12-28 |
Family
ID=60674836
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/275,460 Active US9852985B1 (en) | 2016-06-27 | 2016-09-25 | Conductive terminal on integrated circuit |
Country Status (3)
Country | Link |
---|---|
US (1) | US9852985B1 (en) |
CN (1) | CN107546202A (en) |
TW (1) | TW201801269A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180068931A1 (en) * | 2016-09-02 | 2018-03-08 | Samsung Display Co., Ltd. | Semiconductor chip, electronic device including the same, and method of connecting the semiconductor chip to the electronic device |
US11231453B2 (en) * | 2013-10-25 | 2022-01-25 | Taiwan Semiconductor Manufacturing Company Limited | Alignment testing for tiered semiconductor structure |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10186462B2 (en) * | 2016-11-29 | 2019-01-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11004812B2 (en) * | 2018-09-18 | 2021-05-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of forming the same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6191023B1 (en) * | 1999-11-18 | 2001-02-20 | Taiwan Semiconductor Manufacturing Company | Method of improving copper pad adhesion |
US6803302B2 (en) * | 1999-11-22 | 2004-10-12 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device having a mechanically robust pad interface |
US7214604B2 (en) * | 2003-10-24 | 2007-05-08 | Samsung Electronics Co., Ltd. | Method of fabricating ultra thin flip-chip package |
US7420283B2 (en) * | 2004-11-11 | 2008-09-02 | Denso Corporation | Integration type semiconductor device and method for manufacturing the same |
US8021976B2 (en) * | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US8994181B2 (en) * | 2011-08-18 | 2015-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad structure to reduce bond pad corrosion |
US20150364430A1 (en) * | 2014-06-16 | 2015-12-17 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming a Dampening Structure to Improve Board Level Reliability |
-
2016
- 2016-09-25 US US15/275,460 patent/US9852985B1/en active Active
- 2016-11-23 CN CN201611047705.4A patent/CN107546202A/en active Pending
- 2016-11-23 TW TW105138411A patent/TW201801269A/en unknown
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6191023B1 (en) * | 1999-11-18 | 2001-02-20 | Taiwan Semiconductor Manufacturing Company | Method of improving copper pad adhesion |
US6803302B2 (en) * | 1999-11-22 | 2004-10-12 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device having a mechanically robust pad interface |
US8021976B2 (en) * | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US7214604B2 (en) * | 2003-10-24 | 2007-05-08 | Samsung Electronics Co., Ltd. | Method of fabricating ultra thin flip-chip package |
US7420283B2 (en) * | 2004-11-11 | 2008-09-02 | Denso Corporation | Integration type semiconductor device and method for manufacturing the same |
US8994181B2 (en) * | 2011-08-18 | 2015-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad structure to reduce bond pad corrosion |
US20150364430A1 (en) * | 2014-06-16 | 2015-12-17 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming a Dampening Structure to Improve Board Level Reliability |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11231453B2 (en) * | 2013-10-25 | 2022-01-25 | Taiwan Semiconductor Manufacturing Company Limited | Alignment testing for tiered semiconductor structure |
US20180068931A1 (en) * | 2016-09-02 | 2018-03-08 | Samsung Display Co., Ltd. | Semiconductor chip, electronic device including the same, and method of connecting the semiconductor chip to the electronic device |
US10643931B2 (en) * | 2016-09-02 | 2020-05-05 | Samsung Display Co., Ltd. | Semiconductor chip, electronic device including the same, and method of connecting the semiconductor chip to the electronic device |
Also Published As
Publication number | Publication date |
---|---|
US9852985B1 (en) | 2017-12-26 |
TW201801269A (en) | 2018-01-01 |
CN107546202A (en) | 2018-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11854993B2 (en) | Integrated fan-out package | |
US11804457B2 (en) | Package structure and manufacturing method thereof | |
US10510691B2 (en) | Semiconductor structure and manufacturing method thereof | |
US11195804B2 (en) | Semiconductor structure | |
US20190279951A1 (en) | Chip package with antenna element | |
US9852985B1 (en) | Conductive terminal on integrated circuit | |
US11855007B2 (en) | Semiconductor structure | |
US11417616B2 (en) | Package structure and manufacturing method thereof | |
US9368417B2 (en) | Contact test structure and method | |
US10636757B2 (en) | Integrated circuit component package and method of fabricating the same | |
TWI505423B (en) | Bonding pad structure for semiconductor device | |
US20170133339A1 (en) | Semiconductor device and method of forming the same | |
US12009327B2 (en) | Semiconductor die | |
US11342291B2 (en) | Semiconductor packages with crack preventing structure | |
US10283468B1 (en) | Package structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAI, YU-CHIA;YU, CHEN-HUA;HUANG, CHANG-PIN;AND OTHERS;SIGNING DATES FROM 20160812 TO 20160919;REEL/FRAME:040081/0888 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |