US20170288615A1 - Temperature compensated offset cancellation for high-speed amplifiers - Google Patents
Temperature compensated offset cancellation for high-speed amplifiers Download PDFInfo
- Publication number
- US20170288615A1 US20170288615A1 US15/085,889 US201615085889A US2017288615A1 US 20170288615 A1 US20170288615 A1 US 20170288615A1 US 201615085889 A US201615085889 A US 201615085889A US 2017288615 A1 US2017288615 A1 US 2017288615A1
- Authority
- US
- United States
- Prior art keywords
- current
- ctat
- ptat
- compensation
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
- H03F3/45968—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction
- H03F3/45982—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction by using a feedforward circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/375—Circuitry to compensate the offset being present in an amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/447—Indexing scheme relating to amplifiers the amplifier being protected to temperature influence
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45048—Calibrating and standardising a dif amp
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45286—Indexing scheme relating to differential amplifiers the temperature dependence of a differential amplifier being controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45288—Differential amplifier with circuit arrangements to enhance the transconductance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45594—Indexing scheme relating to differential amplifiers the IC comprising one or more resistors, which are not biasing resistor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45604—Indexing scheme relating to differential amplifiers the IC comprising a input shunting resistor
Abstract
Description
- Field
- Embodiments of the present invention generally relate to techniques for temperature-compensated offset cancellation for high-speed amplifier circuits.
- Description of the Related Art
- Within an amplifier, input offset voltage is a parameter defining a differential direct current (DC) voltage required between the inputs of the amplifier to make the output voltage zero. However, the input offset voltage value tends to drift with temperature or other conditions.
- For amplifiers used within high-speed applications such as serial display links, the input offset voltage can cause a degradation of the output duty cycle (called “duty-cycle distortion” or DCD). DCD can cause display data to be missed or misinterpreted, which directly degrades display performance (e.g., displaying jittery images, incorrect pixels, etc.). One technique for mitigating DCD includes screening the silicon during the manufacturing process, and discarding dies that exhibit unacceptably large offsets. However, this technique tends to reduce yield and increase production costs.
- Another technique for mitigating DCD includes adding offset cancellation circuitry to the amplifiers. However, conventional offset cancellation circuitry may exhibit a temperature dependence. Further, offset cancellation circuitry that includes switching elements and/or capacitors can introduce distortion and jitter if the switching events do not occur at a frequency much greater than the amplifier's bandwidth. Naturally, the added distortion and/or jitter may degrade the amplifier's high-frequency performance.
- One embodiment described herein is an apparatus for compensating input offset for an amplifier having first and second amplifier output nodes. The apparatus comprises a proportional-to-absolute temperature (PTAT) current generator configured to generate a PTAT current within a predetermined temperature range, and a complementary-to-absolute-temperature (CTAT) current generator configured to generate a CTAT current within the predetermined temperature range. The apparatus further includes a current selector coupled with the first and second amplifier output nodes and configured to couple, based on the input offset, a compensation current into a selected node of the first and second amplifier output nodes. The compensation current is based on a selected one of the PTAT current and CTAT current.
- Another embodiment described herein is a system comprising an amplifier circuit comprising at least one amplifier having first and second amplifier output nodes, and a compensation circuit configured to compensate an input offset of the at least one amplifier. The compensation circuit comprises a proportional-to-absolute temperature (PTAT) current generator configured to generate a PTAT current within a predetermined temperature range, and a complementary-to-absolute-temperature (CTAT) current generator configured to generate a CTAT current within the predetermined temperature range. The compensation circuit further comprises a current selector coupled with the first and second amplifier output nodes and configured to couple, based on the input offset, a compensation current into a selected node of the first and second amplifier output nodes. The compensation current is based on a selected one of the PTAT current and CTAT current.
- Another embodiment described herein is a method for compensating input offset of an amplifier having first and second amplifier output nodes. The method comprises generating a proportional-to-absolute temperature (PTAT) current, generating a complementary-to-absolute temperature (CTAT) current, and selecting, based on the input offset, one of the first and second amplifier output nodes into which a compensation current is to be coupled. The compensation current is based on a selected one of the PTAT current and CTAT current.
- So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only exemplary embodiments and are therefore not to be considered limiting of its scope, may admit to other equally effective embodiments.
-
FIG. 1 is a block diagram illustrating a system configured to compensate input offset of an amplifier circuit, according to one embodiment. -
FIG. 2 is a block diagram illustrating an exemplary implementation of a compensation circuit, according to one embodiment. -
FIG. 3 is a graph illustrating compensation current as a function of temperature for a plurality of input offset value, according to one embodiment. -
FIG. 4 is a circuit diagram illustrating an exemplary implementation of a compensation circuit, according to one embodiment. -
FIG. 5 is a method of compensating input offset of an amplifier, according to one embodiment. -
FIG. 6 is a block diagram illustrating an exemplary implementation of a calibration circuit, according to one embodiment. -
FIG. 7 is a method of calibrating a compensation circuit, according to one embodiment. - To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation. The drawings referred to here should not be understood as being drawn to scale unless specifically noted. Also, the drawings are often simplified and details or components omitted for clarity of presentation and explanation. The drawings and discussion serve to explain principles discussed below, where like designations denote like elements.
- The following detailed description is merely exemplary in nature and is not intended to limit the disclosure or the application and uses of the disclosure. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding background, summary, or in the following detailed description.
- According to various embodiments described herein, amplifier performance may be improved using a static compensation scheme for compensating input offset for an amplifier having first and second amplifier output nodes. A proportional-to-absolute temperature (PTAT) current generator is configured to generate a PTAT current within a predetermined temperature range, and a complementary-to-absolute-temperature (CTAT) current generator is configured to generate a CTAT current within the predetermined temperature range. A current selector is coupled with the first and second amplifier output nodes and is configured to couple, based on the input offset, a compensation current into a selected node of the first and second amplifier output nodes. The compensation current is based on a selected one of the PTAT current and CTAT current.
-
FIG. 1 is a block diagram illustrating a system configured to compensate input offset of an amplifier circuit, according to one embodiment. Withinsystem 100, anamplifier circuit 115 is configured to receive an input voltage vIN and to produce an output voltage vOUT. In some embodiments, theamplifier circuit 115 comprises an open-loop transconductance amplifier, though any suitable amplifier implementations are possible. Theamplifier circuit 115 has an associated input offset voltage vOS, effects of which are included in the output voltage vOUT. -
System 100 further comprises acompensation circuit 110 that is coupled with theamplifier circuit 115 and configured to provide a cancellation current into one or more amplifier output nodes of theamplifier circuit 115 in order to mitigate the effects of the input offset voltage vOS. Traditional dynamic offset cancellation techniques, such as chopper stabilization, may be ill-suited foramplifier circuits 115 operating at high speeds (e.g., 1 GHz or greater) as these dynamic techniques often introduce distortion and/or jitter when switching events do not occur at a frequency much greater than the bandwidth of theamplifier circuit 115. Additionally, traditional offset cancellation techniques may exhibit a temperature dependence. - Various embodiments herein disclose a static offset cancellation scheme for high-speed amplifiers with temperature compensation. A
static compensation circuit 110 provides a compensation current (also “cancellation current”) to an amplifier output node, which can mitigate the effects of the input offset voltage vOS of theamplifier circuit 115 without suffering the same issues of bandwidth limitation. Additionally, thecompensation circuit 110 is configured to adjust the compensation current based on changes to temperature, such that the input offset voltage vOS associated with theamplifier circuit 115 is mitigated across a desired temperature range. -
System 100 further comprises acalibration circuit 105 that is configured to calibrate thecompensation circuit 110. Anexemplary calibration circuit 105 and method for calibrating acompensation circuit 110 is discussed below with respect toFIGS. 5 and 6 . In some embodiments, thecalibration circuit 105 selects a digital cancellation code that indicates the amount of the compensation current to be delivered to theamplifier circuit 115. -
FIG. 2 is a block diagram illustrating an exemplary implementation of a compensation circuit, according to one embodiment. Generally,arrangement 200 shows one possible implementation of thesystem 100 depicted inFIG. 1 . - The
amplifier circuit 115 includes at least oneamplifier 210 having first and secondamplifier output nodes amplifier 210 represents an open-loop transconductance amplifier, but the techniques discussed herein may be used with other types of amplifiers having an associated input offset voltage. Theamplifier circuit 115 may further include other elements known to persons of ordinary skill in the art, such as atermination resistor 205 for impedance matching. - The
compensation circuit 110 comprises acurrent selector 230 coupled with the first and secondamplifier output nodes amplifier output nodes current selector 230 may comprise circuitry, firmware, software, or a combination thereof. As shown,current selector 230 is coupled with the first and secondamplifier output nodes current mirror 220. In some embodiments, thecalibration circuit 105 provides an offsetcancellation code 250 to thecurrent selector 230 that is used to determine the amount of the compensation current Icomp. - The
compensation circuit 110 further comprises a proportional-to-absolute-temperature (PTAT)current generator 240 configured to generate a PTAT current 255 within a predetermined temperature range, and a complementary-to-absolute-temperature (CTAT)current generator 245 configured to generate a CTAT current 260 within the predetermined temperature range. Within the predetermined temperature range, the PTAT current 255 and CTAT current 260 have similar minimum and maximum current values (corresponding to the lowest and highest temperatures of the predetermined temperature range) as well as similar temperature slopes. - A
current slope selector 235 is coupled with the PTATcurrent generator 240 and CTATcurrent generator 245 and configured to select a temperature slope for each of these. Thecurrent slope selector 235 may comprise circuitry, firmware, software, or a combination thereof. In some embodiments, the PTATcurrent generator 240 and/or CTATcurrent generator 245 include adjustable resistors for adjusting the temperature slope of PTAT current 255 and/or CTAT current 260. The adjustable resistors can be programmed externally or adjusted (e.g., using signals provided by the current slope selector 235) based on the amount of compensation current Icomp needed to cancel a given input offset voltage of theamplifier 210. The amplitude of temperature slope generally increases with increasing values of input offset voltage, so in some cases thecurrent slope selector 235 changes the adjustable resistors linearly with changes in the required compensation current Icomp. - Based on the determined input offset voltage of the
amplifier 210, thecurrent selector 230 communicates with thecurrent slope selector 235 to adjust a temperature slope of the PTAT current 255 and/or CTAT current 260. In turn, the selected temperature slope controls the amount of the compensation current Icomp within the predetermined temperature range. Referring toFIG. 3 , thegraph 300 illustrates examples of compensation current Icomp values as a function of temperature for a number of different input offset voltage values. Specifically,graph 300 includes plots corresponding to different standard deviations of the input offset voltage (i.e., 0.15σ, 1σ, 2σ, 3σ, and 6σ). The example compensation current Icomp values shown ingraph 300 exhibit a CTAT behavior. - Returning to
FIG. 2 , after the input offset voltage for theamplifier 210 has been determined, the amount of the compensation current Icomp can be determined using the selected temperature slope. Thecurrent selector 230 can further determine which node of the first and secondamplifier output nodes current selector 230 may further select one of the PTAT current 255 and CTAT current 260 to produce the compensation current Icomp. Selection between the PTAT current 255 and the CTAT current 260 depends on the slope of the offset voltage as temperature is changed. Whether current is injected into the first or secondamplifier output node - The
current selector 230 may control one or more switching devices (e.g., individual switches, a multiplexer, etc.) to direct the selected one of the PTAT current 255 and CTAT current 260 to the selected one of the first and secondamplifier output nodes - After the
current selector 230 selects which current of the PTAT current 255 and CTAT current 260 to use, the selected current is mirrored out to a number of devices of thecurrent mirror 220 to produce the compensation current Icomp. The number of devices is controlled by offsetcurrent selector 225 and generally corresponds to the amount of accuracy required for thecompensation circuitry 110. The offsetcurrent selector 225 may comprise circuitry, firmware, software, or a combination thereof. Thus, an offsetcancellation code 250 can be used to determine the amount of compensation current Icomp to compensate an input offset voltage. Since the current is mirrored from a selected one of a PTATcurrent generator 240 and CTATcurrent generator 245, the compensation current Icomp will exhibit the necessary temperature dependence to provide accurate offset cancellation throughout the predetermined temperature range. - Although discussed primarily within the context of high-speed amplifier applications, the offset compensation techniques disclosed in various embodiments may be applied to other suitable amplifier architectures. For example, the static offset compensation techniques may be used anywhere offset is a concern and/or where using dynamic offset compensation techniques would introduce an unacceptable amount of noise or would be unreliable.
- Typically, the three largest contributors to offset in an amplifier arise from variations in a device's threshold voltage VTH, a current factor β, and a body-effect parameter γ. The variation in body-effect parameter γ can generally be mitigated by tying the source of transistors of the amplifier (e.g., MOSFETs) to the body (bulk); consequently, this effect will not be addressed. To a first-order, the variation in threshold voltage VTH can be expressed as:
-
- where AVTH represents a constant determined by the semiconductor manufacturing process with units of millivolt-microns, W represents the channel width of the device in microns, and L represents the channel length of the device in microns. The σVTH term represents one standard deviation of the offset voltage in millivolts.
- The standard deviation of current factor β can be expressed as:
-
- where Aβ represents another constant determined by the semiconductor manufacturing process with units of microns. By observing the current equation for a MOSFET in strong-inversion, a total derivative can be applied to see the mismatch created between two devices. The equation for a MOSFET in strong-inversion is given as:
-
I D=½β(V GS −V TH)2 (3) - Applying a total derivative to this equation yields:
-
- This equation holds for devices operating in both strong and weak inversion, where gm is √{square root over (2βID)} in strong inversion and
-
- in weak inversion. Thus, the offset of a MOSFET has a clear temperature dependence in both weak and strong inversion regimes.
- In open-loop amplifiers (typically used in high-speed receivers) having an open-loop transconductance amplifier (OTA) stage with gain, the input-referred offset voltage manifests itself as a current delta at the output node of the OTA. In an open-loop system, this current delta is amplified according to the open-loop gain of the OTA stage. As such, the output current difference is given by
-
- where Ad represents the open-loop differential gain of the OTA, Rout represents the output resistance of the OTA stage, and Gm represents the transconductance of the OTA stage. Since many high-speed amplifier implementations include multiple low-gain, high-bandwidth stages, the output resistance tends to be relatively low, requiring a moderately large transconductance to compensate. However, since the amplifier is open-loop, the offset voltage is still amplified, even if by a small amount (e.g., typically in the 10-20 dB range). In one example, an input offset voltage of 5 mV, an OTA with a gain of 4 V/V (˜12 dB), and an output resistance of 2 kΩ, the current delta ΔID=10 μA, which can be rather significant depending on the circuit's sensitivity.
- Differentiating the current delta ΔID with respect to temperature yields:
-
- In simple amplifiers operating in strong inversion, Gm represents the transconductance of the input pair, √{square root over (2βID)}. Differentiating this quantity with respect to temperature yields:
-
- This equation yields two approaches to guaranteeing an offset current temperature drift of 0 μA/° C. (to a first order). The first approach is to bias the amplifier with a current whose temperature coefficient follows the equation:
-
- This approach sets the derivative-with-respect-to-temperature of the transconductance equal to 0 which then sets
-
- Essentially, as long as the transconductance of the input transistors can be set such that the quantity does not vary with temperature, the value of
-
- will be only limited by the variation in offset voltage with temperature (which is acceptable since the transconductance variation dominates).
- The second approach is to bias the amplifier with a zero temperature coefficient (ZTC) current such that the quantity
-
- This is commonly done in many sensitive designs and requires little overhead, since the ZTC references are normally used in multiple areas of a given IC. Doing so causes the offset current to follow the equation:
-
- This allows for a current to be injected in the OTA output node with a temperature dependence equal to that of the equation above. Furthermore, this injected current can also handle variations in the offset voltage due to temperature. This current injection method is therefore more robust than the first method, but involves more overhead. To reiterate, these equations also assume that a ZTC current is available for biasing the amplifier. If such a current is not available, these equations increase in complexity but the current injection method will still be valid, so long as it can be calibrated. Another benefit from this method is that the offset voltage can be extrapolated from the injected cancellation current as long as the gain of the amplifier is known.
- The same methods can be employed for devices in weak inversion with a slight change to the above equations. If the OTA is biased with a ZTC current, a current can be injected with a temperature coefficient equal to:
-
- However, the
-
- term can be completely eliminated if the OTA is biased with a PTAT current of
-
- which is typical of most PTAT current generation circuits. Doing so (with the assumption that the temperature coefficient of the resistor is very small) yields a required temperature coefficient for the injected current of:
-
- With sufficiently wide devices (such that
-
- operating in weak inversion and biased with a PTAT current of
-
- the offset variation over temperature becomes negligible.
- As previously mentioned, if a compensation current is injected into the output branch of an OTA, the input offset voltage can be cancelled. If this compensation current Icomp were to be subtracted from the current in either the positive or negative output node of the OTA, the current in said leg would be:
-
I D =I′ D ±ΔI D ∓I comp (13) - If the absolute value of the quantity Icomp were to be set equal to the absolute value of the quantity ΔID, ID=I′D) which cancels the effect of the input-referred offset voltage.
- However, since VOS is an unknown and random quantity, ΔID is also unknown and random. Thus, a programmable Icomp can be used to tune each offset cancellation circuit for the exact offset voltage of each amplifier. The resolution of this cancellation current is generally limited by the number of programmable bits.
- As shown, there is a need for a temperature-dependent Icomp in order to properly cancel the offset current. A voltage-controlled current sink is summed with the output nodes of an OTA stage (this can be in the form of a current sink or source: the orientation does not make a difference to this scheme). This sink can be summed with either the positive or negative node, whichever provides the most offset cancellation benefit (this will be determined by the value of the input-referred offset voltage). In order to generate a correct amount of current from the current sink, it is controlled by a system that adjusts the slope and/or absolute value of an input current reference. Since the offset cancellation method requires temperature dependence, two references can be generated: one that is proportional-to-absolute-temperature (PTAT) and one that is complementary-to-absolute-temperature (CTAT). PTAT and CTAT reference design is known within the semiconductor industry and beyond the scope of this disclosure. Any implementation of the PTAT and CTAT references is generally compatible with this offset cancellation scheme.
- The PTAT and CTAT references, however, should be adjusted such that their absolute value and their slopes, with respect to temperature, match the requirements for Icomp in a particular system. The design of slope adjustments and gain adjustments for PTAT and CTAT references is also known within the semiconductor industry.
-
FIG. 4 is a circuit diagram illustrating an exemplary implementation of a compensation circuit, according to one embodiment. Generally,compensation circuit 400 shows one possible implementation of thecompensation circuit 110 depicted inFIG. 1 . -
Compensation circuit 400 includes a PTATcurrent generator 240 and CTATcurrent generator 245, as well as acurrent mirror 220. The PTAT current IPTAT is generated by dividing the difference in base-emitter voltages (VBE) of bipolar junction transistors (BJTs) Q1 and Q2 by the adjustable resistor RPTAT. The PTAT current IPTAT is mirrored into the collector of Q3 and the base-emitter voltage of Q3 is then placed across the adjustable resistor RCTAT. The quantity VBE,Q3/RCTAT is mirrored out to a 2:1 multiplexing circuit, as is the quantity (VBE,Q1−VBE,Q2)/RPTAT. Based on signals from thecurrent slope selector 235, either IPTAT or ICTAT is mirrored into an adjustable n-type metal-oxide-semiconductor (NMOS) device. The adjustable NMOS device has an adjustable number K of fingers which allows for the absolute value of the compensation current to be modified according to Iout=KIin. The adjustable NMOS device is controlled using signals from offsetcurrent selector 225. The generated compensation current is routed through a 2:1 multiplexing circuit that selects whichamplifier output node - The expressions for IPTAT and ICTAT are given below:
-
- This resistors can be set such that the currents are equal at room temperature:
-
- As these equations illustrate, the values of RPTAT and RCTAT affect the absolute value of current. However, RPTAT and RCTAT can be used to adjust the temperature slope of each current IPTAT and ICTAT. If some quantity ‘y’ has a linear relationship with another quantity ‘x’, an equation can be developed that says:
-
y=mx+b, (18) - where m represents the slope of y with respect to x and b is a scaling factor. In order to find what variables exist in m for the above IPTAT and ICTAT equations, the derivative with respect to temperature is taken. This derivative is equivalent to m:
-
- Thus RPTAT and RCTAT can be adjusted in order to modify the slope since the slope is the reciprocal of these resistances.
-
FIG. 5 is a method of compensating input offset of an amplifier, according to one embodiment.Method 500 generally describes the operation of a compensation circuit such ascompensation circuit 110 ofFIGS. 1 and 2 andcompensation circuit 400 ofFIG. 4 . -
Method 500 begins atblock 505, where the compensation circuit determines, based on an input offset of the amplifier, an amount of compensation current to be generated. Atblock 515, the compensation circuit adjusts properties of at least one temperature-dependent resistor of a PTAT current generator and a CTAT current generator based on the determined amount of the compensation current. Atblock 525, the compensation circuit selects a temperature slope for each of the PTAT current generator and the CTAT current generator. - At
block 535, PTAT current generator generates a PTAT current according to the selected temperature slope. Atblock 545, the CTAT current generator generates a CTAT current according to the selected temperature slope. - At
block 555, the compensation circuit selects one of the first and second amplifier output nodes into which a compensation current is to be coupled. Atblock 565, the compensation circuit selects one of the PTAT current and CTAT current based on which of the first and second amplifier output nodes is selected. - At
block 575, the compensation circuit adjusts properties of a current mirror based on the determined amount of the compensation current to be generated. In some embodiments, adjusting properties of the current mirror comprises selecting a number of parallel devices used to produce the compensation current. Atblock 585, the compensation circuit generates the compensation current using the current mirror.Method 500ends following block 585. -
FIG. 6 is a block diagram illustrating an exemplary implementation of a calibration circuit, according to one embodiment. Generally,arrangement 600 represents one possible implementation of thecalibration circuit 105 depicted inFIG. 1 . Thearrangement 600 may be disposed on a single integrated circuit (IC) or arranged as separate circuitry (e.g., multiple ICs). - The
calibration circuit 105 is coupled withamplifier 210 ofamplifier circuit 115. Specifically, theamplifier output nodes comparator 602. During the calibration process, a sequence of a plurality of calibration codes are sent through an digital-to-analog converter (DAC) 660 to a selected node of theamplifier 210, the selected node based on switching controlled bycurrent selector 230. Thecomparator 602 produces an output signal based on the applied calibration code, which is assessed bycode selection logic 605 to determine a best code to compensate the input offset voltage of theamplifier 210. A calibration enablesignal 655 is applied tobuffers code selection logic 605 operates in a calibration mode to determine thebest code 645 or applies the determinedbest code 645 to theamplifier 210. - The
code selection logic 605 includes a ones counter 615, atransitions counter 620, and aclock divider 625, each of which receive aclock signal 604. The clock divider further receives an input of N clock cycles 606, corresponding to the number of clock cycles (or samples of the output of amplifier 210) that each calibration code will be applied to theamplifier 210 during the calibration process. Generally, N may be selected based on the desired resolution for distinguishing the performance of the different calibration codes. The value of N may be selected to be as small as possible, consistent with the desired resolution, to reduce the number of clock cycles needed to perform the sweep across the different calibration codes during a calibration cycle. In some embodiments, the number N is selected as an odd number. One non-limiting example of an N value is twenty-five (25). - During the calibration process, each calibration code is applied to the
amplifier 210 for a respective N clock cycles. Acalibration code counter 640 increments based on a clock/N signal, selecting a next calibration code to apply for a subsequent N clock cycles 606. - During the application of each calibration code, the number of logic “1”s and the number of transitions on the signal generated by
comparator 602 are counted. In some embodiments, the logic “1” and/or transitions are determined at each transition of the N clock cycles of clock signal 504. - In some embodiments, an equal number of logic “1”s and “0”s (in other words, the number of logic “1”s and/or logic “0”s is equal to N/2) indicates that the current calibration code is the
best code 645 to compensate the particular input offset voltage. The equal number of logic “1”s and “0”s indicates that the output of theamplifier 210 is at a midpoint between the rail voltages, and thecomparator 602, unable to determine whether the output from theamplifier 210 is high or low, oscillates between the two logic states. - Thus, a calibration code that results in a number of logic “1”s that is closer to N/2 than a previous
best code 645 may become the newbest code 645. In some embodiments, if during calibration, no calibration code corresponds to an equal (or substantially equal) probability of logic “1”s and “0”s, the calibration code that produces the number of logic “1”s closest to N/2 is chosen as thebest code 645. At each clock/N transition, the value of the ones counter 615 for the currently applied calibration code is checked. If the value is closer to N/2 than the previous value, the current calibration code value is set as N/2code 630 and/or thebest code 645. - In cases where more than one calibration code corresponds to the greatest number of logic “1”s, the
state machine 610 may further determine a maximum transitions code 635 (i.e., having a greater number of detected transitions) from the more than one calibration code, and set the maximum transitions code 635 as thebest code 645. - The calibration process generally continues until each calibration code has been applied. In some embodiments, the
calibration code counter 640 cycles through the calibration codes using gray code to minimize current spikes caused by switching events, and resets the ones counter 615 and transitions counter 620 for assessing the next calibration code. Thebest code 645 at the end of the calibration process may then be applied to theamplifier 210 to compensate for input offset during its operation. - The implementation of a calibration scheme is highly dependent on the circuit environment itself. The slope of the input offset over temperature should be similar and vary only with changes in process, therefore it is adequate to choose a temperature slope of the PTAT and/or CTAT current after wafer characterization in order to limit the complexity of the calibration routine. An alternative, not described in depth here, is to run the calibration routine at two, or more, temperatures with a default, and well-known, temperature slope. The two temperatures will yield two different calibration values which correspond to two different injected currents. The difference of these currents over the difference in the total temperature calibration range represents the ideal slope of the injected current. This value can be used to select the appropriate PTAT or CTAT slope setting.
-
FIG. 7 is a method of calibrating a compensation circuit, according to one embodiment.Method 700 generally describes the operation of a calibration circuit such ascalibration circuit 105 ofFIGS. 1, 2, and 6 . -
Method 700 begins atblock 705, where the calibration circuit resets a ones counter and a transitions counter. Atblock 710, the calibration circuit applies a next calibration code of a plurality of calibration codes. In some embodiments, the next calibration code comprises incrementing a calibration codes counter. - At
block 715, the calibration circuit detects a clock transition of a predetermined plurality of N clock transitions. Atblock 720, the calibration circuit determines whether a logic “1” is detected responsive to the clock transition. If the logic “1” is detected (YES), the calibration circuit increments the ones counter atblock 730 before proceeding. Atblock 625, the calibration circuit determines whether a transition occurred responsive to the clock transition. If the transition is detected (YES), the calibration circuit increments the transitions counter atblock 735. - At
block 740, the calibration circuit determines whether any additional clock transitions are remaining of the N clock transitions for the current calibration code. If additional clock transitions remain (YES), the method returns to block 715. If all N clock transitions have elapsed (NO), the method proceeds to block 745 to assess the relative performance of the calibration code. - At
block 745, the calibration circuit determines whether the ones counter value for the currently applied calibration code is closer to an N/2 value than a current best calibration code. If no best code exists, such as a first time through themethod 700, the currently applied calibration code may be set as the best code without performing analysis. - If the ones counter value is closer to an N/2 value (YES), the calibration circuit at
block 750 sets the current calibration code as best code. If the ones counter value is not closer to the N/2 value (NO), the calibration circuit atblock 755 determines whether ones counter value corresponding to the current calibration code is equal to the ones counter value for the best code. If equal, the calibration circuit sets the calibration code corresponding to a greater number of transitions as the best code. - If all calibration codes of the plurality of calibration codes have not been evaluated at block 760 (NO), the method returns to block 705. If all the calibration codes have been evaluated (YES), the method proceeds to block 765 and applies the offset cancellation code for compensating the input offset of the amplifier.
Method 700 ends after completingblock 765. - Thus, the embodiments and examples set forth herein were presented in order to best explain the embodiments in accordance with the present technology and its particular application and to thereby enable those skilled in the art to make and use the disclosure. However, those skilled in the art will recognize that the foregoing description and examples have been presented for the purposes of illustration and example only. The description as set forth is not intended to be exhaustive or to limit the disclosure to the precise form disclosed.
- In view of the foregoing, the scope of the present disclosure is determined by the claims that follow.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/085,889 US9780736B1 (en) | 2016-03-30 | 2016-03-30 | Temperature compensated offset cancellation for high-speed amplifiers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/085,889 US9780736B1 (en) | 2016-03-30 | 2016-03-30 | Temperature compensated offset cancellation for high-speed amplifiers |
Publications (2)
Publication Number | Publication Date |
---|---|
US9780736B1 US9780736B1 (en) | 2017-10-03 |
US20170288615A1 true US20170288615A1 (en) | 2017-10-05 |
Family
ID=59929239
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/085,889 Active US9780736B1 (en) | 2016-03-30 | 2016-03-30 | Temperature compensated offset cancellation for high-speed amplifiers |
Country Status (1)
Country | Link |
---|---|
US (1) | US9780736B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160265983A1 (en) * | 2015-03-13 | 2016-09-15 | Taiwan Semiconductor Manufacturing Company Limited | Combination current generator configured to selectively generate one of a ptat and a ctat current |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11489606B2 (en) * | 2021-01-15 | 2022-11-01 | Cirrus Logic, Inc. | Device calibration for isochronous channel communication |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5200654A (en) | 1991-11-20 | 1993-04-06 | National Semiconductor Corporation | Trim correction circuit with temperature coefficient compensation |
US5563587A (en) | 1994-03-21 | 1996-10-08 | Rosemount Inc. | Current cancellation circuit |
US6356161B1 (en) | 1998-03-19 | 2002-03-12 | Microchip Technology Inc. | Calibration techniques for a precision relaxation oscillator integrated circuit with temperature compensation |
US6052035A (en) | 1998-03-19 | 2000-04-18 | Microchip Technology Incorporated | Oscillator with clock output inhibition control |
US6020792A (en) | 1998-03-19 | 2000-02-01 | Microchip Technology Inc. | Precision relaxation oscillator integrated circuit with temperature compensation |
US6078208A (en) * | 1998-05-28 | 2000-06-20 | Microchip Technology Incorporated | Precision temperature sensor integrated circuit |
US6492874B1 (en) * | 2001-07-30 | 2002-12-10 | Motorola, Inc. | Active bias circuit |
US6891358B2 (en) | 2002-12-27 | 2005-05-10 | Analog Devices, Inc. | Bandgap voltage reference circuit with high power supply rejection ratio (PSRR) and curvature correction |
US7196577B2 (en) * | 2003-10-14 | 2007-03-27 | Analog Devices, Inc. | Amplifier with capacitor selection |
US7010440B1 (en) * | 2003-11-25 | 2006-03-07 | Analog Devices, Inc. | Method and a measuring circuit for determining temperature from a PN junction temperature sensor, and a temperature sensing circuit comprising the measuring circuit and a PN junction |
US7415253B2 (en) | 2004-06-28 | 2008-08-19 | Broadcom Corporation | Temperature compensation of transmit power of a wireless communication device |
US7317356B2 (en) * | 2005-03-02 | 2008-01-08 | Alfred E. Mann Foundation For Scientific Research | Ultra low-frequency response, DC-blocked low-noise amplifier |
US20070080740A1 (en) | 2005-10-06 | 2007-04-12 | Berens Michael T | Reference circuit for providing a temperature independent reference voltage and current |
US8106707B2 (en) | 2009-05-29 | 2012-01-31 | Broadcom Corporation | Curvature compensated bandgap voltage reference |
US8514020B2 (en) | 2011-08-29 | 2013-08-20 | Bae Systems Information And Electronic Systems Integration Inc. | Temperature compensated feedforward linearizer |
US9136809B2 (en) * | 2012-11-30 | 2015-09-15 | Qualcomm Incorporated | Digital bias adjustment in a variable supply radio frequency power amplifier |
US9970826B2 (en) * | 2015-03-04 | 2018-05-15 | Qualcomm Incorporated | Bipolar junction transistor voltage-drop-based temperature sensors |
-
2016
- 2016-03-30 US US15/085,889 patent/US9780736B1/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160265983A1 (en) * | 2015-03-13 | 2016-09-15 | Taiwan Semiconductor Manufacturing Company Limited | Combination current generator configured to selectively generate one of a ptat and a ctat current |
US10151644B2 (en) * | 2015-03-13 | 2018-12-11 | Taiwan Semiconductor Manufacturing Company Limited | Combination current generator configured to selectively generate one of a PTAT and a CTAT current |
Also Published As
Publication number | Publication date |
---|---|
US9780736B1 (en) | 2017-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8963621B2 (en) | Methods and apparatus for tuning a current source and selecting a reference voltage to maintain a transconductance and transition frequencies of transistors of an inverter | |
US7728575B1 (en) | Methods and apparatus for higher-order correction of a bandgap voltage reference | |
US10224812B1 (en) | Sensing network mismatch compensation for switching voltage regulator with input voltage and current sensing | |
US9372496B2 (en) | Electronic device and method for generating a curvature compensated bandgap reference voltage | |
US8415979B2 (en) | Differential driver with calibration circuit and related calibration method | |
US10078016B2 (en) | On-die temperature sensor for integrated circuit | |
US11392152B2 (en) | Voltage generation circuit and input buffer including the voltage generation circuit | |
US7750743B2 (en) | Compensating quantity-providing circuit, stress-compensating circuit, stress-compensated circuit, apparatus for providing a compensating quantity, method for providing a compensating quantity and ring oscillator | |
US4763028A (en) | Circuit and method for semiconductor leakage current compensation | |
US7154351B2 (en) | Approximate n-th order function generating device and temperature compensation crystal oscillation circuit | |
US7518437B2 (en) | Constant current circuit and constant current generating method | |
CN111384906B (en) | Power amplifying circuit | |
US8421477B2 (en) | Resistance variation detection circuit, semiconductor device and resistance variation detection method | |
US9780736B1 (en) | Temperature compensated offset cancellation for high-speed amplifiers | |
KR19980701298A (en) | DRIVER CIRCUIT FOR CORRECTING THE TEMPERATURE | |
US20180329443A1 (en) | Current mirror device and related amplifier circuit | |
US9740232B2 (en) | Current mirror with tunable mirror ratio | |
US10530308B2 (en) | Offset drift compensation | |
US9948288B2 (en) | Compensation circuit and compensation method | |
US20070030013A1 (en) | Noise measurement semiconductor apparatus | |
US7629846B2 (en) | Source follower circuit and semiconductor apparatus | |
US11249504B2 (en) | Current generation circuit | |
US9081400B2 (en) | Apparatus and method for outputting signal | |
US20100073037A1 (en) | Output impedance control circuit | |
US11258414B2 (en) | Compact offset drift trim implementation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SYNAPTICS INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FRONCZAK, KEVIN;OZBAS, MURAT;CHEN, YONGGANG;SIGNING DATES FROM 20160331 TO 20160518;REEL/FRAME:038705/0827 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, NORTH CAROLINA Free format text: SECURITY INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:044037/0896 Effective date: 20170927 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, NORTH CARO Free format text: SECURITY INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:044037/0896 Effective date: 20170927 |
|
AS | Assignment |
Owner name: SYNAPTICS INCORPORATED, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION;REEL/FRAME:052441/0289 Effective date: 20200416 |
|
AS | Assignment |
Owner name: CREATIVE LEGEND SEMICONDUCTOR (HONG KONG) LIMITED, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:052457/0740 Effective date: 20200416 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: OMNIVISION TDDI ONTARIO LIMITED PARTNERSHIP, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CREATIVE LEGEND SEMICONDUCTOR (HONG KONG) LIMITED;REEL/FRAME:058035/0823 Effective date: 20211104 |