US20170287734A1 - Semiconductor packages including interposer and methods of manufacturing the same - Google Patents

Semiconductor packages including interposer and methods of manufacturing the same Download PDF

Info

Publication number
US20170287734A1
US20170287734A1 US15/629,007 US201715629007A US2017287734A1 US 20170287734 A1 US20170287734 A1 US 20170287734A1 US 201715629007 A US201715629007 A US 201715629007A US 2017287734 A1 US2017287734 A1 US 2017287734A1
Authority
US
United States
Prior art keywords
die
portions
external connection
interposer
connection portions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/629,007
Inventor
Tac Keun OH
Seung Taek Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Priority to US15/629,007 priority Critical patent/US20170287734A1/en
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OH, TAC KEUN, YANG, SEUNG TAEK
Publication of US20170287734A1 publication Critical patent/US20170287734A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect

Definitions

  • Various embodiments of the present disclosure generally relate to a packaging technology and, more particularly, to semiconductor packages including an interposer and methods of manufacturing the same.
  • Semiconductor devices employed in electronic systems may consist of various electronic circuit elements. These electronic circuit elements may be integrated on a semiconductor substrate referred to as a semiconductor chip or a die. Semiconductor packages may be provided to protect the electronic circuit elements or the semiconductor chips from physical damage or environmental impact. The semiconductor packages may be employed in the electronic products such as computers, mobile devices, or data storages. As the electronic products such as smart phones are continuously scaled down, small and thin semiconductor packages are increasingly in demand.
  • a method of manufacturing a semiconductor package may be provided.
  • the method of manufacturing a semiconductor package may include forming via holes extending from a first surface of an interposer wafer into a body of the interposer wafer and forming interconnection structures in the via holes and on the first surface of the interposer wafer.
  • Each of the interconnection structures may be formed to include a through electrode portion filling one of the via holes, an external connection portion disposed on the first surface of the interposer wafer, and an extension portion connecting the through electrode portion to the external connection portion.
  • a second surface of the interposer wafer opposite to the external connection portions may be recessed to expose end portions of the through electrode portions at the recessed second surface.
  • a semiconductor die may be mounted on the recessed second surface of the interposer wafer to electrically connect die connection portions of the semiconductor die to the end portions of the through electrode portions.
  • a protection portion covering the semiconductor die may be formed on the recessed second surface of the interposer wafer.
  • a method of manufacturing a semiconductor package may be provided.
  • the method of manufacturing the semiconductor package may include attaching a semiconductor die to a first surface of an interposer wafer so that die connection portions of the semiconductor die face towards the first surface.
  • the method may include forming a protecting portion covering the semiconductor die on the first surface of the interposer wafer.
  • the method may include recessing a second surface of the interposer wafer opposite to the semiconductor die to reduce a thickness of the interposer wafer.
  • the method may include forming via holes in the interposer wafer having the recessed second surface to expose the die connection portions.
  • the method may include forming interconnection structures in the via holes and on the recessed second surface of the interposer wafer. Each of the interconnection structures may be formed to include a through electrode portion filling one of the via holes, an external connection portion disposed on the recessed second surface of the interposer wafer, and an extension portion connecting the through electrode portion to the external connection portion.
  • a semiconductor package may be provided.
  • the semiconductor package may include an interposer die having a first surface and a second surface which are opposite to each other.
  • An interconnection structure may be disposed in and on the interposer die.
  • the interconnection structure may include a through electrode portion penetrating the interposer die having an end portion exposed at the second surface, an external connection portion that may be disposed on the first surface of the interposer die, and an extension portion connecting the through electrode portion to the external connection portion.
  • a semiconductor die may be disposed on the second surface of the interposer die so that a die connection portion of the semiconductor die may be coupled with the end portion of the through electrode portion.
  • a protection portion may be disposed on the second surface of the interposer die covering the semiconductor die.
  • a semiconductor package may be provided.
  • the semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces towards the first surface of the interposer die.
  • the semiconductor package may include a protection portion disposed on the first surface of the interposer die covering the semiconductor die.
  • the semiconductor package may include an interconnection structure disposed in and on the interposer die.
  • the interconnection structure may include an external connection portion located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion penetrating the interposer die having an end portion coupled with the die connection portion, and an extension portion connecting the through electrode portion to the external connection portion.
  • a memory card including a semiconductor package.
  • the semiconductor package may include an interposer die having a first surface and a second surface opposite to each other.
  • An interconnection structure may be disposed in and on the interposer die.
  • the interconnection structure may include a through electrode portion penetrating the interposer die having an end portion exposed at the second surface, an external connection portion disposed on the first surface of the interposer die, and an extension portion connecting the through electrode portion to the external connection portion.
  • a semiconductor die may be disposed on the second surface of the interposer die so that a die connection portion of the semiconductor die may be coupled with the end portion of the through electrode portion.
  • a protection portion may be disposed on the second surface of the interposer die covering the semiconductor die.
  • a memory card including a semiconductor package.
  • the semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces towards the first surface of the interposer die.
  • the semiconductor package may include a protection portion disposed on the first surface of the interposer die covering the semiconductor die, and an interconnection structure disposed in and on the interposer die.
  • the interconnection structure may include an external connection portion located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion penetrating the interposer die having an end portion coupled with the die connection portion, and an extension portion connecting the through electrode portion to the external connection portion.
  • an electronic system including a semiconductor package.
  • the semiconductor package may include an interposer die having a first surface and a second surface opposite to each other.
  • An interconnection structure may be disposed in and on the interposer die.
  • the interconnection structure may include a through electrode portion penetrating the interposer die having an end portion exposed at the second surface, an external connection portion disposed on the first surface of the interposer die, and an extension portion connecting the through electrode portion to the external connection portion.
  • a semiconductor die may be disposed on the second surface of the interposer die so that a die connection portion of the semiconductor die may be coupled with the end portion of the through electrode portion.
  • a protection portion may be disposed on the second surface of the interposer die covering the semiconductor die.
  • an electronic system including a semiconductor package.
  • the semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces towards the first surface of the interposer die, a protection portion disposed on the first surface of the interposer die covering the semiconductor die, and an interconnection structure disposed in and on the interposer die.
  • the interconnection structure may include an external connection portion located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion penetrating the interposer die having an end portion combined with the die connection portion, and an extension portion connecting the through electrode portion to the external connection portion.
  • FIGS. 1 and 2 are a cross-sectional view and a perspective view illustrating representations of examples of a semiconductor package according to an embodiment, respectively;
  • FIGS. 3 to 11 are cross-sectional views illustrating representations of examples of methods of manufacturing a semiconductor package according to various embodiments.
  • FIG. 12 is a cross-sectional view illustrating a representation of an example of a semiconductor package according to an embodiment.
  • FIGS. 13 to 20 are cross-sectional views illustrating representations of examples of methods of manufacturing a semiconductor package according to various embodiments.
  • FIG. 21 is a block diagram illustrating a representation of an example of an electronic system employing a memory card including a package in accordance with an embodiment.
  • FIG. 22 is a block diagram illustrating a representation of an example of an electronic system including a package in accordance with an embodiment.
  • Semiconductor packages may include electric devices such as semiconductor chips, and the semiconductor chips may be obtained by separating a semiconductor substrate such as a wafer into a plurality of pieces using a die sawing process.
  • the semiconductor chips may correspond to memory chips or logic chips.
  • the memory chips may include, for example but not limited to, dynamic random access memory (DRAM) circuits, static random access memory (SRAM) circuits, flash circuits, magnetic random access memory (MRAM) circuits, resistive random access memory (ReRAM) circuits, ferroelectric random access memory (FeRAM) circuits or phase change random access memory (PcRAM) circuits which are integrated on and/or in the semiconductor substrate.
  • the logic chips may include logic circuits which are integrated on and/or in the semiconductor substrate.
  • the semiconductor packages may be applied to, for example but not limited to, information/communication systems such as mobile terminals, electronic systems associated with biotechnology or health care, or wearable electronic systems.
  • FIGS. 1 and 2 are schematic views illustrating representations of examples of a semiconductor package 10 according to an embodiment, respectively.
  • the semiconductor package 10 may be configured to include an interposer die 109 A and a semiconductor die 500 which are stacked.
  • the interposer die 109 A may have a shape of a substrate including a first surface 101 corresponding to a front surface and a second surface 105 corresponding to a backside surface.
  • the interposer die 109 A may be one of a plurality of dice which are provided by sawing an interposer wafer corresponding to a bare silicon wafer.
  • the interposer die 109 A may be formed by processing the bare silicon wafer, but may be provided by processing another material substrate such as a glass substrate.
  • the interposer die 109 A may include interconnection structures 200 to act as a member that provides electrical connecting wires.
  • Each of the interconnection structures 200 may include a through electrode portion 210 that substantially penetrates a body of the interposer die 109 A to reach the second surface 105 .
  • An end portion 211 of the through electrode portion 210 may be exposed at the second surface 105 .
  • the other end portion of the through electrode portion 210 opposite to the end portion 211 may extend onto the first surface 101 to provide an extension portion 230 .
  • the extension portion 230 may be provided as a connection portion or an extension portion that electrically connects the through electrode portion 210 to an external connection portion 231 which is located on the first surface 101 of the interposer die 109 A to be spaced apart and offset from the through electrode portion 210 by a predetermined distance.
  • the extension portion 230 , the external connection portion 231 and the through electrode portion 210 constituting the interconnection structure 200 may be comprised of a single unified body. Since the extension portion 230 , the external connection portion 231 and the through electrode portion 210 are provided as a single unified body without any heterogeneous junction therein, a resistance value of the interconnection structure 200 may be minimized.
  • a dielectric layer pattern 300 having openings 301 exposing the external connection portions 231 may be provided on the first surface 101 of the interposer die 109 A.
  • External connection terminals 700 may be attached to the external connection portions 231 , respectively.
  • Each of the external connection terminals 700 may include a connection member such as a solder bump or a solder ball.
  • a semiconductor die 500 may be mounted on the second surface 105 of the interposer die 109 A.
  • the semiconductor die 500 may have a shape of a chip including a third surface 505 on which die connection portions 510 electrically connected to interposer die 109 A are disposed and a fourth surface 507 which is opposite to the third surface 505 .
  • the semiconductor die 500 may be aligned with the interposer die 109 A so that the die connection portions 510 of the semiconductor die 500 vertically overlap with the end portions 211 of the through electrode portions 210 respectively.
  • the die connection portions 510 may be electrically connected to the end portions 211 of the through electrode portions 210 through interconnectors 550 , respectively.
  • Each of the interconnectors 550 may include a conductive bump or a solder layer.
  • the semiconductor die 500 may be a memory semiconductor die including integrated circuits.
  • a protection portion 600 covering sidewalls of the semiconductor die 500 and the second surface 105 of the interposer die 109 A may be provided.
  • the protection portion 600 may include a dielectric material such as epoxy molding compound (EMC).
  • EMC epoxy molding compound
  • the protection portion 600 may be provided so that the fourth surface 507 of the semiconductor die 500 is exposed.
  • the protection portion 600 may expand or extend to fill a space between the third surface 505 of the semiconductor die 500 and the second surface 105 of the interposer die 109 A.
  • the protection portion 600 may surround and protect the interconnectors 550 .
  • the external connection portion 231 corresponding to a part of the interconnection structure 200 may be provided on the first surface 101 of the interposer die 109 A to act as an extension of the through electrode portion 210 .
  • the through electrode portions 210 may be disposed in the interposer die 109 A to overlap with the die connection portions 510 of the semiconductor die 500 , respectively.
  • the external connection portions 231 laterally extending from the through electrode portions 210 may be offset from the through electrode portions 210 .
  • the external connection portions 231 may be disposed on edges of the interposer die 109 A.
  • the external connection terminals 700 connected to the external connection portions 231 may also be provided to be offset from the die connection portions 510 .
  • the external connection portions 231 may have a line width size S 2 and a pitch size P 2 which are different from those of the die connection portion 510 . Since the end portions 211 of the through electrode portion 210 are located to be aligned with the die connection portions 510 , the through electrode portions 210 or the end portions 211 of the through electrode portions 210 may be provided to have substantially the same pitch size P 1 as the die connection portions 510 .
  • the line width size S 1 of the end portions 211 of the through electrode portions 210 may not be equal to a line width size of the die connection portions 510 .
  • the line width size S 1 of the end portions 211 may be set to be less than the pitch size P 1 so that the end portions 211 have the same pitch size P 1 as the die connection portions 510 . Since each of the external connection portions 231 extends from one of the through electrode portions 210 onto one edge of the interposer die 109 A through the extension portion 230 , the line width size S 2 of the external connection portions 231 may be greater than the line width size S 1 of the end portions 211 of the through electrode portions 210 . In addition, the external connection portions 231 may also be disposed to have the pitch size P 2 which is greater than the pitch size P 1 of the end portions 211 of the through electrode portion 210 .
  • an area of the first surface 101 of the interposer die 109 A may be greater than an area of the third surface 505 of the semiconductor die 500 .
  • the external connection portions 231 may be disposed to be closer to sidewalls of the interposer die 109 A than the through electrode portions 210 . Since the external connection portions 231 are offset from the through electrode portions 210 without overlapping with the through electrode portions 210 , the extension portions 230 connecting the external connection portions 231 to the through electrode portions 210 may be included in the interconnection structures 200 .
  • the through electrode portions 210 may also be disposed to be aligned with the die connection portions 510 side by side in two columns, as illustrated in FIG. 2 .
  • the external connection portions 231 may also be disposed side by side in two columns to the outside of the through electrode portions 210 , and to the edges of the interposer die 109 A of FIG. 1 .
  • the interconnection structure 200 may include the through electrode portion 210 aligned with be overlapped with the die connection portion 510 of the semiconductor die 500 , and may be provided so that the end portion 211 of the through electrode portion 210 is directly overlapped with the die connection portion 510 . Accordingly, the semiconductor die 500 may be directly mounted on the second surface 105 of the interposer die 109 A. Since a separate interconnection is not introduced between the semiconductor die 500 and the second surface 105 of the interposer die 109 A, the total thickness of the semiconductor package 10 may be derived thinner.
  • the through electrode portion 210 may have a length enough to penetrate the body of the interposer die 109 A, and may extend to be connected to the external connection portion 231 located on the first surface 101 of the interposer die 109 A. Since the external connection portion 231 located on the first surface 101 of the interposer die 109 A and the through electrode portion 210 are provided as a conductive layer having single body, it is not necessary to introduce a separate interconnection to electrically connect the external connection portion 231 and the through electrode portion 210 . Accordingly, the total thickness of the semiconductor package 10 may be derived thinner.
  • FIGS. 3 to 11 are cross-sectional views illustrating representations of examples of methods of manufacturing the semiconductor package according to various embodiments.
  • FIG. 3 illustrates the step of introducing an interposer wafer 100 .
  • the interposer wafer 100 may have the shape of a substrate or a wafer including a first surface that may be a front surface and a second surface 103 that may be an initial backside surface opposite to the first surface 101 .
  • the interposer wafer 100 may be provided as a bare silicon wafer. Since the interposer wafer 100 is introduced in the shape of a silicon wafer, it is possible to perform wafer processing to the interposer wafer 100 . For example, it is possible to apply through silicon via (TSV) technology to the interposer wafer 100 .
  • TSV through silicon via
  • the interposer wafer 100 may be introduced as a member providing the interposer die 109 A of FIG.
  • the interposer die 109 A of FIG. 1 may be formed thinner than the interposer wafer 100 by subsequent thinning process.
  • the interposer wafer 100 may be made of different materials having the same shape of the wafer.
  • the interposer wafer 100 may be provided with a glass material.
  • FIG. 4 illustrates the step of forming via holes 110 .
  • the via holes 110 having a depth D may be formed on the first surface 101 of the interposer wafer 100 .
  • the via holes 110 may be formed to have the depth of about 5 ⁇ m to about 10 ⁇ m by applying dry etching, wet etching or laser etching.
  • FIG. 5 illustrates the step of forming the interconnection structures 200 .
  • the interconnection structures 200 filling the via holes 110 of FIG. 4 and extending to the first surface 101 of the adjacent interposer wafer 100 may be formed.
  • an insulation layer or a dielectric layer may be introduced between the interconnection structures 200 and the body of the interposer wafer 100 .
  • the insulation layer may be introduced as a layer including silicon oxide (SiO 2 ).
  • Each of the interconnection structures 200 may include the through electrode portion 210 filling the via hole 110 of FIG. 4 .
  • the end portion 211 of the through electrode portion 210 may be located at a bottom portion of the via hole 110 of FIG. 4 .
  • Each of the interconnection structures 200 may include an external connection portion 231 located on the first surface 101 of the interposer wafer 100 and connected to external devices, such as other electronic components or module substrates.
  • Each of the interconnection structures 200 may include an extension portion 230 connecting the external connection portion 231 and the through electrode portion 210 , and electrically extending the through electrode portion 210 to substantially reach the external connection portion 231 .
  • Each of the external connection portions 210 and each of the through electrode portions 210 may be disposed to be matched one by one.
  • the through electrode portion 210 , the external connection portion 231 and the extension portion 230 may be formed to include the substantially same layer extended and integrated.
  • the external connection portion 231 and the extension portion 230 are formed in a layer with the through electrode portion 210 . Accordingly, since the external connection portion 231 and the extension portion 230 are not formed in different and separated layers, the procedure for forming them may be simplified.
  • the layers of the interconnection structure 200 that have the shape of the external connection portion 231 , the extension portion 230 and the through electrode portion 210 may be formed at the same time by forming a resist pattern (not illustrated) exposing the region in which the external connection portions 231 , the extension portions 230 and the through electrode portions 210 are to be formed on the first surface 101 of the interposer wafer 100 and performing a plating process. Since the depth D of the via holes 110 of FIG.
  • the conductive layer for the interconnection structure 200 may be provided with a metal layer including copper (Cu) layer, but not limited thereto.
  • the interconnection structure 200 may further include a seed layer (not illustrated) for copper plating and a diffusion barrier (not illustrated) for preventing diffusion of copper ions.
  • FIG. 6 illustrates the step of forming a dielectric layer pattern 300 exposing the external connection portions 231 .
  • the dielectric layer pattern 300 having openings 301 exposing the surface of the external connection portions 231 may be formed to cover the first surface 101 of the interposer wafer 100 .
  • the dielectric layer pattern 300 may be formed to cover and block the exposed portion of the through electrode portions 210 exposed on the first surface 101 of the interposer wafer 100 and the extension portions 230 , and may be formed so that the external connection portions 231 are exposed to outside.
  • the dielectric layer pattern 300 may consist of organic polymer material.
  • the dielectric layer pattern 300 may be formed including a photoresist material.
  • FIG. 7 illustrates the step of attaching a carrier substrate 400 .
  • the interposer wafer 100 may be attached on the carrier substrate 400 .
  • An adhesive layer 410 may be used to attach the carrier substrate 400 on the first surface 101 of the interposer wafer 100 .
  • the adhesive layer 410 may be introduced to attach the dielectric layer patterns 300 substantially disposed on the first surface 101 and the carrier substrate 400 .
  • the carrier substrate 400 may be introduced as a member for handling of the process for processing the second surface 103 which may be an initial back side of the interposer wafer 100 .
  • the carrier substrate 400 may play a role of protecting the first surface 101 in the course of processing the second surface 103 .
  • FIG. 8 illustrates the step of recessing the interposer wafer 100 .
  • the interposer wafer 100 may be fixed to the carrier substrate 400 and the exposed second surface 103 of the interposer wafer 100 may be recessed.
  • the second surface 103 may be recessed by etching or grinding the second surface 103 .
  • a chemical mechanical polishing may be applied to the second surface 103 in order to control the degree of recess more finely.
  • a recessed second surface 105 may be provided by recessing the second surface 103 of the interposer wafer 100 .
  • the interposer wafer 100 can be transformed into an interposer wafer 109 having thinner thickness T 2 than the initial thickness T 1 .
  • the interposer wafer 109 thinned to have a thinner thickness T 2 may be provided to expose the end portions 211 of the through electrode portions 210 to the recessed second surface 105 .
  • the interposer wafer 109 may have the substantially same thickness as the depth (D of FIG. 4 ) of the through electrode portions 210 by performing the CMP process for recessing to expose the end portions 211 of the through electrode portions 210 .
  • the CMP process may be adjusted so that the etch rates of the interposer wafer 109 body and the through electrode portions 210 become different each other by adjusting the composition of the slurry applied to the CMP process. If a slurry having higher etch rate for silicon as compared to the etch rate of copper is applied, the CMP process may be adjusted so that the end portions 211 of the through electrode portions 210 are exposed onto the recessed second surface 105 of the interposer wafer 109 .
  • the interposer wafer 109 may have a thickness T 2 of about 5 ⁇ m to 10 ⁇ m which may be the depth of the through electrode portions 210 . Despite the processed interposer wafer 109 to a thin thickness like this, it can be maintained in a state capable of being handled by the carrier substrate 400 .
  • FIG. 9 illustrates the step of mounting the semiconductor dies 500 on the interposer wafer 109 .
  • the semiconductor dies 500 may be introduced on the interposer wafer 109 , and may be aligned so that die connection portions 510 of the semiconductor dies 500 are overlapped with the end portions 211 of the through electrode portions 210 exposed to the second surface 105 .
  • Interconnectors 550 may fasten the die connection portions 510 of the semiconductor die 500 and the end portions 211 of the through electrode portion 210 each other and may electrically and physically connect them.
  • Each of the interconnectors 550 may include a shape of a conductive bump or a solder layer.
  • the semiconductor die 500 may be a memory semiconductor die including integrated circuits integrated therein.
  • the semiconductor die 500 may have the shape of a chip including a third surface 505 having the die connection portions 510 for electrical connection with the external devices and a fourth surface 507 opposite to the third surface 505 .
  • the via holes ( 110 of FIG. 4 ) to be filled with the through electrode portions 210 may be located at the second surface ( 101 of FIG. 4 ) of the interposer wafer ( 100 of FIG. 4 ) overlapped with the die connection portions 510 of the semiconductor dies 500 .
  • FIG. 10 illustrates the step of forming the protection portions 600 .
  • the protection portions 600 covering the second surface 105 of the interposer wafer 109 and protecting the side portions of the semiconductor dies 500 may be formed.
  • Each of the protection portion 600 may be formed of a dielectric material.
  • the dielectric material may include epoxy molding compound (EMC).
  • EMC epoxy molding compound
  • the protection portions 600 may be formed by performing a molding process after mounting a plurality of semiconductor dies 500 side by side on the second surface 105 of the interposer wafer 109 .
  • the protection portions 600 may be molded to fill the portion between the semiconductor die 500 and the adjacent different semiconductor die 500 .
  • the protection portions 600 may be formed so that the fourth surfaces 507 of the semiconductor dies 500 are exposed.
  • protection portions 600 are formed to exposed the fourth surfaces 507 of the semiconductor dies 500 without surrounding the fourth surfaces 507 , thin package may be realized because the total thickness of the semiconductor package does not increase that much.
  • the heat generated in accordance with the operation of the semiconductor dies 500 may be dissipated more effectively through the exposed fourth surfaces 507 .
  • the protection portions 600 may be formed in the expanded or extended shape to fill the portion between the semiconductor dies 500 and the second surface 105 of the interposer wafer 109 .
  • FIG. 11 illustrates the step of attaching the external connection terminals 700 to the external connection portions 231 .
  • the external connection terminals 700 for external connection may be attached to the external connection portions 231 .
  • Each of the external connection terminals 700 may include a connecting member such as a solder bump or a solder ball.
  • the processes of removing the carrier substrate ( 400 of FIG. 10 ) and the adhesive layer ( 410 of FIG. 10 ) may be performed.
  • the external connection terminals 700 may be formed by attaching the solder bumps or the solder balls to the external connection portions 231 exposed by removing the carrier substrate 400 or the adhesive layer 410 .
  • the external connection portions 231 may be provided as a member electrically expanding the through electrode portions 210 to the outside.
  • the through electrode portions 210 are disposed to be located at the portion of the interposer wafer 109 overlapped with the semiconductor dies 500 , as the external connection portions 231 are located at the position extended to outside from the through electrode portions 210 by the extension portion 230 , the external connection portions 231 may be disposed at not a position aligned with the die connection portions 510 but an offset position.
  • the external connection terminals 700 connected to the external connection portions 231 may also be provided to be located at not a position aligned with the die connection portions 510 but the offset position.
  • the external connection portions 231 are provided at not a position aligned with the die connection portions 510 but the offset position, the external connection portions 231 may be provided to have the line width size S 2 of FIG. 2 and the pitch size P 2 of FIG. 2 different from those of the die connection portions 510 . Since the end portions 211 of the through electrode portions 210 are located to be aligned with the die connection portions 510 , the through electrode portions 210 or the end portions 211 of the through electrode portions 210 may be provided to have the substantially same arrangement pitch size P 1 of FIG. 2 as the arrangement pitch size of the die connection portions 510 .
  • the process for forming the through electrode portions 210 may be performed by applying a silicon process using the silicon interposer wafer 209 .
  • the external connection portions 231 may be disposed to have the larger line width size S 2 of FIG. 2 than the line width size S 1 of FIG. 2 of the end portions 211 of the through electrode portions 210 , and to have the larger arrangement pitch size P 2 than the arrangement pitch size P 1 of FIG. 2 of the end portions 211 of the through electrode portions 210 .
  • the resultant structure of the step of attaching the external connection terminals 700 to the external connection portions 231 may be separated into individual semiconductor packages by performing a singulation process.
  • the resultant structure may be separated into the individual packages by using a cutting process such as a laser cutting, a mechanical blade sawing.
  • a cutting process such as a laser cutting, a mechanical blade sawing.
  • the interposer wafer 109 may become a shape of an individual package including the interposer die 109 A of FIG. 1 through the separating process.
  • FIG. 12 is a cross-sectional view illustrating a representation of an example of a semiconductor package structure according to an embodiment.
  • a semiconductor package 11 may include a laminated structure of an interposer die 1109 A and a semiconductor die 1500 .
  • the interposer die 1109 A may be a shape of a plate including a first surface 1101 which may be a front surface and a second surface 1105 which may be a backside surface opposite to the first surface 1101 .
  • the interposer die 1109 A may be a shape of an individual die separated from the interposer wafer that may be provided as a bare silicon wafer.
  • the interposer die 1109 A may be formed by processing the bare silicon wafer.
  • the interposer die 1109 A may be provided with a substrate of a glass material.
  • the interposer die 1109 A may be introduced as a member including interconnection structures 1200 and providing electrical connecting wires.
  • Each of the interconnection structures 1200 may include a through electrode portion 1210 substantially penetrating the body of the interposer die 1109 A from the second surface 1105 to reach the first surface 1101 opposite to the second surface 1105 .
  • the through electrode portions 1210 may be provided to penetrate a first dielectric layer 1310 introduced between the interposer die 1109 A and the semiconductor dies 1500 and bonding them to each other. End portions 1211 of the through electrode portions 1210 may be exposed from the first surface 1101 .
  • the portions opposite to the end portions 1211 of the through electrode portions 1210 may be located on the second surface 1105 and may extend by extension portions 1230 .
  • the extension portion 1230 may be provided as a connection portion or an expansion portion connecting the external connection portion 1231 located at the portion of the second surface 1105 of the interposer die 1109 A spaced apart and offset from the through electrode portion 1210 by a predetermined distance and the through electrode portion 1210 .
  • the extension portion 1230 , the external connection portion 1231 and the through electrode portion 1210 forming the interconnection structure 1200 may have a body and may be provided with an integrated single body layer. As the extension portion 1230 , the external connection portion 1231 and the through electrode portion 1210 are provided with a single extended conductive layer not separated layers, the resistance increase due to the contact of the layers can be prevented.
  • a dielectric layer pattern 1330 having openings 1331 exposing the surface of the external connection portions 1231 may be provided on the second surface 1105 of the interposer die 1109 A.
  • External connection terminals 1700 for external connection may be attached on the external connection portions 1231 .
  • Each of the external connection terminals 1700 may include a connecting member such as a solder bump or a solder ball.
  • the semiconductor dies 1500 may be mounted on the first surface 1101 of the interposer die 1109 A.
  • the semiconductor die 1500 may have the shape of a chip including a third surface 1505 having die connection portions 1510 for electrical connection to the interposer die 1109 A and a fourth surface 1507 opposite to the third surface 1505 .
  • Protection portions 1600 covering the first surface 1101 of the interposer die 1109 A and protecting the side portions of the semiconductor dies 1500 may be provided.
  • the external connection portions 1231 may be provided on the second surface 1105 as members electrically expanding the through electrode portions 1210 to outside.
  • the through electrode portions 1210 are disposed to be located at the portion of the interposer die 1109 A overlapped with the die connection portions 1510 of the semiconductor dies 1500 , since the external connection portions 1231 located at a position extended by the extension portions 1230 from the through electrode portions 1210 to the outside, the external connection portions 1231 may be provided to be located at not a position aligned with the die connection portions 1510 but an offset position.
  • the external connection terminals 1700 connected to the external connection portions 1231 may also be provided to be located at not a position aligned with the die connection portions 1510 but an offset position.
  • the external connection portions 1231 may be provided to be located at not a position aligned with the die connection portions 1510 but an offset position, the external connection portions 1231 may have the line width size and pitch size different from those of the die connection portions 1510 . Since the end portions 1211 of the through electrode portions 1210 are located to aligned with the die connection portions 1510 , the through electrode portions 1210 or the end portions 1211 of the through electrode portions 1210 may be provided to have the substantially same arrangement pitch size as the arrangement pitch size of the die connection portions 1510 .
  • the external connection portions 1231 may be disposed to have the larger line width size than the line width size of the end portions 1211 of the through electrode portions 1210 , and have the larger arrangement pitch size than the arrangement pitch size of the end portions 1211 of the through electrode portions 1210 .
  • FIGS. 13 to 20 are cross-sectional views illustrating representations of examples of a method of manufacturing the semiconductor package according to various embodiments.
  • FIG. 13 illustrates the step of mounting the semiconductor dies 1500 on the interposer wafer 1100 .
  • the interposer wafer 1100 may have a shape of a substrate or a wafer including the first surface 1101 which may be a front surface and the second surface 1103 which may be an initial backside surface and opposite to the first surface 1101 .
  • the interposer wafer 1100 may be provided with a bare silicon wafer.
  • the interposer wafer 1100 may also be provided with a glass material having the shape of a wafer.
  • the first dielectric layer 1310 for attachment may be formed on the first surface 1101 of the interposer wafer 1100 .
  • the first dielectric layer 1310 may be introduced as an adhesion layer attaching the semiconductor dies 1500 which are to be mounted on the first surface 1101 of the interposer wafer 1100 to the interposer wafer 1100 .
  • the semiconductor dies 1500 may be introduced side by side to be aligned on the first surface 1101 so that the die connection portions 1510 are faced to the first surface 1101 of the interposer wafer 1100 .
  • Each of the semiconductor dies 1500 may be a memory semiconductor die including integrated circuits integrated thereon.
  • the semiconductor die 1500 may have the shape of a chip including a third surface 1505 on which die connection portions 1510 for electrical connection to outside are disposed and a fourth surface 1507 opposite to the third surface 1505 .
  • FIG. 14 illustrates the step of forming the protection portions 1600 .
  • the protection portions 1600 covering the first dielectric layer 1310 and protecting the side portions of the semiconductor dies 1500 may be formed on the first surface 1101 of the interposer wafer 1100 .
  • the protection portions 1600 may be formed of a dielectric material.
  • the dielectric material may include epoxy molding compound (EMC).
  • EMC epoxy molding compound
  • the protection portions 1600 may be formed by performing a molding process after mounting a plurality of semiconductor dies 1500 side by side on the first dielectric layer 1310 on the first surface 1101 of the interposer wafer 1100 .
  • the protection portion 1600 may be molded to fill the portions between the semiconductor die 1500 and the adjacent different semiconductor die 1500 .
  • the protection portions 1600 may be formed so that the fourth surface 1507 of the semiconductor die 1500 is exposed. If the protection portions 1600 are formed to expose the fourth surface 1507 of the semiconductor dies 1500 without surrounding the fourth surface 1507 , thin package may be realized because the total thickness of the semiconductor package does not increase that much. In addition, the heat generated in accordance with the operation of the semiconductor dies 1500 may be dissipated more effectively through the exposed fourth surface 1507 .
  • the protection portions 1600 may be formed to cover the side surfaces of the semiconductor dies 1500 , in some cases, may be extend to cover the fourth surface 1507 of the semiconductor dies 1500 .
  • FIG. 15 illustrates the step of recessing the interposer wafer 1100 .
  • the exposed second surface 1103 of the interposer wafer 1100 may be recessed.
  • the process of recessing the second surface 1103 may be performed by etching or grinding the second surface 1103 .
  • a chemical mechanical polishing may be applied to the second surface 1103 in order to adjust the degree of recess more finely.
  • a recessed second surface 1105 may be provided by recessing the second surface 1103 of the interposer wafer 1100 .
  • the interposer wafer 1100 can be transformed into an interposer wafer 1109 having thinner thickness T 2 than the initial thickness T 1 .
  • the interposer wafer 1109 thinned to have the thinner thickness T 2 may be provided so that the first surface 1101 opposite to the recessed second surface 1105 is fixed by the first dielectric layer 1310 and the protection portions 1600 .
  • the structure including the protection portions 1600 molded to protect the semiconductor dies 1500 may play a role of a handling substrate or a carrier substrate during the recessing process for the interposer wafer 1109 .
  • the structure including the protection portions 1600 molded to protect the semiconductor dies 1500 may act as a member fixing the interposer wafer 1109 during the recessing process for the interposer wafer 1109 , and may act as a handling substrate or a carrier substrate enabling the process by fixing the interposer wafer 1109 in the following subsequent process.
  • the interposer wafer 1109 may have a thin thickness T 2 to about 5 ⁇ m to 10 ⁇ m degree. Despite the processed interposer wafer 109 to a thin thickness like this, the interposer wafer 1109 can be maintained in a state capable of being handled by the structure including the molded protection portions 1600 .
  • FIG. 16 illustrates the step of forming an etch mask 1800 on the recessed second surface 1105 of the interposer wafer 1109 .
  • an etch mask 1800 having openings 1801 exposing portions of the second surface 1105 may be formed on the second surface 1105 of the interposer wafer 1109 .
  • the etch mask 1800 may include a photoresist material.
  • the openings 1801 of the etch mask 1800 may be formed to expose the second surface 1105 region overlapped with the die connection portions 1510 of the semiconductor dies 1500 .
  • a first opening 1801 of the etch mask 1800 may be aligned with the die connection portion 1510 of the semiconductor die 1500 .
  • FIG. 17 illustrates the step of forming via holes 1110 .
  • the via holes 1110 exposing surfaces of the die connection portions 1510 of the semiconductor dies 1500 may be formed on the second surface 1105 of the interposer wafer 1109 .
  • the via holes 1110 may be formed to have the depth of about 5 ⁇ m to about 10 ⁇ m using a dry etching process, a wet etching process or a laser etching process.
  • the via holes 1110 may be formed by removing the exposed second surface 1105 portions to the first openings 1801 of FIG. 16 using the etch mask as a barrier, then etching and removing the first dielectric layer 1310 portions below the exposed interposer wafer 1109 .
  • the via holes 1110 may be located to be aligned with the die connection portions 1510 of the semiconductor dies 1500 .
  • the etch mask 1800 may be selectively removed after the etching process.
  • FIG. 18 illustrates the step of forming the interconnection structures 1200 .
  • the interconnection structures 1200 filling the via holes 1110 and extending onto the second surface 1105 of the interposer wafer 1109 adjacent to the via holes 1100 may be formed.
  • an insulation layer or a dielectric layer may be introduced on the interface between the interconnection structures 1200 and the body of the interposer wafer 1109 to electrically insulate the interconnection structures 1200 and the body of the interposer wafer 1109 .
  • the insulation layer may be provided with a layer including silicon oxide (SiO 2 ).
  • Each of the interconnection structure 1200 may include a through electrode portion 1210 filling the via hole 1110 . End portion 1211 of the each through electrode portion 1210 may be located at bottom portion of the via hole 1110 , and may be directly connected and fastened to the die connection portion 1510 exposed to the via hole 1110 . An intermediate connecting member such as a separate bump or a solder layer may be disposed between the end portion 1211 of each the through electrode portion 1210 and the surface of the die connection portion 1510 .
  • Each of the interconnection structures 1200 may include an external connection portion 1231 which is located on the second surface 1105 of the interposer wafer 1109 and is to be connected to external devices, such as other electronic components or a module substrate.
  • Each of the interconnection structures 1200 may include an extension portion 1230 connecting the external connection portion 1231 to the through electrode portion 1210 and electrically extend the through electrode portion 1211 to substantially reach the external connection portion 1231 .
  • the external connection portions 1231 and the through electrode portions 1210 may be disposed to be matched one to one.
  • the through electrode portions 1210 , the external connection portions 1231 and the extension portions 1230 may be formed to include an extended and integrated layer with the substantially same layer.
  • the external connection portion 1231 and the extension portion 1230 may be formed in a layer with the through electrode portion 1210 . Accordingly, as the external connection portion 1231 and the through electrode portion 1210 are not formed in the different separated layers, the process to form them may be simplified. For example, the layer of the interconnection structure 1200 having the shapes of the external connection portion 1231 , the extension portion 1230 and the through electrode portion 1210 may be formed at the same time. As the depth of the via hole 1110 is relatively shallow, the conductive layer for the interconnection structure 1200 may be formed to extend onto the second surface 1105 of the interposer wafer 1100 to provide the external connection portion 1231 and the extension portion 1230 while filling the via hole 1110 .
  • the interconnection structure 1200 may be provided with a metal layer including copper (Cu) layer, but not limited thereto.
  • the interconnection structure 1200 may further include a seed layer (not illustrated) for copper plating and a diffusion barrier (not illustrated) for preventing diffusion of copper ions.
  • the extension portion 1230 may extend in a direction opposite from the external connection portion 1231 on the second surface 1105 .
  • FIG. 19 illustrates the step of forming the second dielectric layer pattern 1330 exposing the external connection portions 1231 .
  • the second dielectric layer pattern 1330 having openings 1331 exposing the surface of the external connection portions 1231 may be formed to cover the second surface 1105 of the interposer wafer 1109 .
  • the second dielectric layer pattern 1330 may cover and block the exposed portions of the through electrode portions 1210 exposed to the second surface 1105 of the interposer wafer 1109 and the extension portions 1230 , and may be formed so that the external connection portions 1231 are exposed to outside.
  • the second dielectric layer pattern 1330 may be formed of an organic polymer material.
  • the second dielectric layer pattern 1330 may be formed including a photoresist material.
  • FIG. 20 illustrates the step of attaching the external connection terminals 1700 to the external connection portions 1231 .
  • the external connection terminals 1700 for external connection may be attached to the external connection portions 1231 .
  • Each of the external connection terminals 1700 may include a connecting member such as a solder bump or a solder ball.
  • Each of the external connection portions 1231 may be provided as a member electrically extending the through electrode portion 210 to the outside.
  • the through electrode portions 1210 are disposed at a portion overlapped with the semiconductor dies 1500 at the interposer wafer 109 .
  • the external connection portion 1231 may be located at the position biased to one side from the through electrode portion 1210 by the extension portion 1230 , and may be disposed at the position offset with respect to the die connection portion 1510 .
  • the external connection terminals 1700 connected to the external connection portions 1231 may also be provided to be located at not a position aligned with the die connection portions 1510 but the offset position.
  • the external connection portions 1231 may have the line width size and the pitch size different from those of the die connection portions 1510 .
  • the external connection portions 1231 may be disposed having larger line width size than the line width size of the end portions 1211 of the through electrode portion 1210 , and having the larger arrangement pitch size than the arrangement pitch size of the end portions 1211 of the through electrode portion 1210 .
  • the resultant structure of the step of attaching the external connection terminals 1700 to the external connection portions 1231 may be separated into individual semiconductor packages by performing a singulation process.
  • the resultant structure may be separated into the individual packages by using a cutting process such as a laser cutting, a mechanical blade sawing.
  • a cutting process such as a laser cutting, a mechanical blade sawing.
  • the interposer wafer 1109 may become a shape of an individual package including the interposer die 1109 A of FIG. 12 through the separating process.
  • FIG. 21 is a block diagram illustrating a representation of an example of an electronic system including a memory card 7800 including at least one semiconductor device according to an embodiment.
  • the memory card 7800 includes a memory 7810 , such as a nonvolatile memory device, and a memory controller 7820 .
  • the memory 7810 and the memory controller 7820 may store data or read stored data.
  • the memory 7810 and/or the memory controller 7820 include one or more semiconductor chips disposed in an embedded package according to an embodiment.
  • the memory 7810 may include a nonvolatile memory device to which the technology of the embodiments of the present disclosure applied.
  • the memory controller 7820 may control the memory 7810 such that stored data is read out or data is stored in response to a read/write request from a host 7830 .
  • FIG. 22 is a block diagram illustrating a representation of an example of an electronic system 8710 including at least one device according to an embodiment.
  • the electronic system 8710 may include a controller 8711 , an input/output unit 8712 , and a memory 8713 .
  • the controller 8711 , the input/output device 8712 and the memory 8713 may be coupled with one another through a bus 8715 providing a path through which data move.
  • the controller 8711 may include one or more microprocessor, digital signal processor, microcontroller, and/or logic device capable of performing the same functions as these components.
  • the controller 8711 or the memory 8713 may include one or more of the semiconductor packages according to embodiments of the present disclosure.
  • the input/output device 8712 may include at least one selected among a keypad, a keyboard, a display device, a touchscreen and so forth.
  • the memory 8713 is a device for storing data.
  • the memory 8713 may store data and/or commands to be executed by the controller 8711 , and the like.
  • the memory 8713 may include a volatile memory device such as a DRAM and/or a nonvolatile memory device such as a flash memory.
  • a flash memory may be mounted to an information processing system such as a mobile terminal or a desktop computer.
  • the flash memory may constitute a solid state disk (SSD).
  • SSD solid state disk
  • the electronic system 8710 may stably store a large amount of data in a flash memory system.
  • the electronic system 8710 may further include an interface 8714 configured to transmit and receive data to and from a communication network.
  • the interface 8714 may be a wired or wireless type.
  • the interface 8714 may include an antenna or a wired or wireless transceiver.
  • the electronic system 8710 may be realized as a mobile system, a personal computer, an industrial computer or a logic system performing various functions.
  • the mobile system may be any one of a personal digital assistant (PDA), a portable computer, a tablet computer, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system and an information transmission/reception system.
  • PDA personal digital assistant
  • the electronic system 8710 may be used in a communication system such as of CDMA (code division multiple access), GSM (global system for mobile communications), NADC (north American digital cellular), E-TDMA (enhanced-time division multiple access), WCDAM (wideband code division multiple access), CDMA2000, LTE (long term evolution) and Wibro (wireless broadband Internet).
  • CDMA code division multiple access
  • GSM global system for mobile communications
  • NADC no American digital cellular
  • E-TDMA enhanced-time division multiple access
  • WCDAM wideband code division multiple access
  • CDMA2000 Code Division Multiple Access 2000
  • LTE long term evolution
  • Wibro wireless broadband Internet

Abstract

A semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces to the first surface of the interposer die, a protection portion may be disposed on the first surface of the interposer die to cover the semiconductor die, and an interconnection structure disposed in and on the interposer die. The interconnection structure may include an external connection portion that is located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion that penetrates the interposer die to have an end portion combined with the die connection portion, and an extension portion that connects the through electrode portion to the external connection portion. Related methods are also provided.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • The present application is a Division of U.S. application Ser. No. 14/957,845, filed on Dec. 3, 2015 and the present application claims priority under 35 U.S.C 119(a) to Korean Application No. 10-2015-0090451, filed on Jun. 25, 2015, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.
    • BACKGROUND 1. Technical Field
  • Various embodiments of the present disclosure generally relate to a packaging technology and, more particularly, to semiconductor packages including an interposer and methods of manufacturing the same.
    • 2. Related Art
  • Semiconductor devices employed in electronic systems may consist of various electronic circuit elements. These electronic circuit elements may be integrated on a semiconductor substrate referred to as a semiconductor chip or a die. Semiconductor packages may be provided to protect the electronic circuit elements or the semiconductor chips from physical damage or environmental impact. The semiconductor packages may be employed in the electronic products such as computers, mobile devices, or data storages. As the electronic products such as smart phones are continuously scaled down, small and thin semiconductor packages are increasingly in demand.
    • SUMMARY
  • According to an embodiment, a method of manufacturing a semiconductor package may be provided. The method of manufacturing a semiconductor package may include forming via holes extending from a first surface of an interposer wafer into a body of the interposer wafer and forming interconnection structures in the via holes and on the first surface of the interposer wafer. Each of the interconnection structures may be formed to include a through electrode portion filling one of the via holes, an external connection portion disposed on the first surface of the interposer wafer, and an extension portion connecting the through electrode portion to the external connection portion. A second surface of the interposer wafer opposite to the external connection portions may be recessed to expose end portions of the through electrode portions at the recessed second surface. A semiconductor die may be mounted on the recessed second surface of the interposer wafer to electrically connect die connection portions of the semiconductor die to the end portions of the through electrode portions. A protection portion covering the semiconductor die may be formed on the recessed second surface of the interposer wafer.
  • According to an embodiment, a method of manufacturing a semiconductor package may be provided. The method of manufacturing the semiconductor package may include attaching a semiconductor die to a first surface of an interposer wafer so that die connection portions of the semiconductor die face towards the first surface. The method may include forming a protecting portion covering the semiconductor die on the first surface of the interposer wafer. The method may include recessing a second surface of the interposer wafer opposite to the semiconductor die to reduce a thickness of the interposer wafer. The method may include forming via holes in the interposer wafer having the recessed second surface to expose the die connection portions. The method may include forming interconnection structures in the via holes and on the recessed second surface of the interposer wafer. Each of the interconnection structures may be formed to include a through electrode portion filling one of the via holes, an external connection portion disposed on the recessed second surface of the interposer wafer, and an extension portion connecting the through electrode portion to the external connection portion.
  • According to an embodiment, a semiconductor package may be provided. The semiconductor package may include an interposer die having a first surface and a second surface which are opposite to each other. An interconnection structure may be disposed in and on the interposer die. The interconnection structure may include a through electrode portion penetrating the interposer die having an end portion exposed at the second surface, an external connection portion that may be disposed on the first surface of the interposer die, and an extension portion connecting the through electrode portion to the external connection portion. A semiconductor die may be disposed on the second surface of the interposer die so that a die connection portion of the semiconductor die may be coupled with the end portion of the through electrode portion. A protection portion may be disposed on the second surface of the interposer die covering the semiconductor die.
  • According to an embodiment, a semiconductor package may be provided. The semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces towards the first surface of the interposer die. The semiconductor package may include a protection portion disposed on the first surface of the interposer die covering the semiconductor die. The semiconductor package may include an interconnection structure disposed in and on the interposer die. The interconnection structure may include an external connection portion located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion penetrating the interposer die having an end portion coupled with the die connection portion, and an extension portion connecting the through electrode portion to the external connection portion.
  • According to an embodiment, there may be provided a memory card including a semiconductor package. The semiconductor package may include an interposer die having a first surface and a second surface opposite to each other. An interconnection structure may be disposed in and on the interposer die. The interconnection structure may include a through electrode portion penetrating the interposer die having an end portion exposed at the second surface, an external connection portion disposed on the first surface of the interposer die, and an extension portion connecting the through electrode portion to the external connection portion. A semiconductor die may be disposed on the second surface of the interposer die so that a die connection portion of the semiconductor die may be coupled with the end portion of the through electrode portion. A protection portion may be disposed on the second surface of the interposer die covering the semiconductor die.
  • According to an embodiment, there may be provided a memory card including a semiconductor package. The semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces towards the first surface of the interposer die. The semiconductor package may include a protection portion disposed on the first surface of the interposer die covering the semiconductor die, and an interconnection structure disposed in and on the interposer die. The interconnection structure may include an external connection portion located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion penetrating the interposer die having an end portion coupled with the die connection portion, and an extension portion connecting the through electrode portion to the external connection portion.
  • According to an embodiment, there may be provided an electronic system including a semiconductor package. The semiconductor package may include an interposer die having a first surface and a second surface opposite to each other. An interconnection structure may be disposed in and on the interposer die. The interconnection structure may include a through electrode portion penetrating the interposer die having an end portion exposed at the second surface, an external connection portion disposed on the first surface of the interposer die, and an extension portion connecting the through electrode portion to the external connection portion. A semiconductor die may be disposed on the second surface of the interposer die so that a die connection portion of the semiconductor die may be coupled with the end portion of the through electrode portion. A protection portion may be disposed on the second surface of the interposer die covering the semiconductor die.
  • According to an embodiment, there may be provided an electronic system including a semiconductor package. The semiconductor package may include a semiconductor die mounted on a first surface of an interposer die so that a die connection portion of the semiconductor die faces towards the first surface of the interposer die, a protection portion disposed on the first surface of the interposer die covering the semiconductor die, and an interconnection structure disposed in and on the interposer die. The interconnection structure may include an external connection portion located on a second surface of the interposer die opposite to the semiconductor die, a through electrode portion penetrating the interposer die having an end portion combined with the die connection portion, and an extension portion connecting the through electrode portion to the external connection portion.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1 and 2 are a cross-sectional view and a perspective view illustrating representations of examples of a semiconductor package according to an embodiment, respectively;
  • FIGS. 3 to 11 are cross-sectional views illustrating representations of examples of methods of manufacturing a semiconductor package according to various embodiments.
  • FIG. 12 is a cross-sectional view illustrating a representation of an example of a semiconductor package according to an embodiment.
  • FIGS. 13 to 20 are cross-sectional views illustrating representations of examples of methods of manufacturing a semiconductor package according to various embodiments.
  • FIG. 21 is a block diagram illustrating a representation of an example of an electronic system employing a memory card including a package in accordance with an embodiment.
  • FIG. 22 is a block diagram illustrating a representation of an example of an electronic system including a package in accordance with an embodiment.
    •  DETAILED DESCRIPTION
  • The terms used herein may correspond to words selected in consideration of their functions in the embodiments, and the meanings of the terms may be construed to be different according to ordinary skill in the art to which the embodiments belong. If defined in detail, the terms may be construed according to the definitions. Unless otherwise defined, the terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the embodiments belong.
  • It will be understood that although the terms first, second, third etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element in some embodiments could be termed a second element in other embodiments without departing from the teachings of the concepts.
  • Semiconductor packages may include electric devices such as semiconductor chips, and the semiconductor chips may be obtained by separating a semiconductor substrate such as a wafer into a plurality of pieces using a die sawing process. The semiconductor chips may correspond to memory chips or logic chips. The memory chips may include, for example but not limited to, dynamic random access memory (DRAM) circuits, static random access memory (SRAM) circuits, flash circuits, magnetic random access memory (MRAM) circuits, resistive random access memory (ReRAM) circuits, ferroelectric random access memory (FeRAM) circuits or phase change random access memory (PcRAM) circuits which are integrated on and/or in the semiconductor substrate. The logic chips may include logic circuits which are integrated on and/or in the semiconductor substrate. The semiconductor packages may be applied to, for example but not limited to, information/communication systems such as mobile terminals, electronic systems associated with biotechnology or health care, or wearable electronic systems.
  • Same reference numerals refer to same elements throughout the specification. Thus, even though a reference numeral is not mentioned or described with reference to a drawing, the reference numeral may be mentioned or described with reference to another drawing. In addition, even though a reference numeral is not illustrated in a drawing, it may be mentioned or described with reference to other drawings.
  • FIGS. 1 and 2 are schematic views illustrating representations of examples of a semiconductor package 10 according to an embodiment, respectively.
  • Referring to FIG. 1, the semiconductor package 10 may be configured to include an interposer die 109A and a semiconductor die 500 which are stacked. The interposer die 109A may have a shape of a substrate including a first surface 101 corresponding to a front surface and a second surface 105 corresponding to a backside surface. The interposer die 109A may be one of a plurality of dice which are provided by sawing an interposer wafer corresponding to a bare silicon wafer. The interposer die 109A may be formed by processing the bare silicon wafer, but may be provided by processing another material substrate such as a glass substrate.
  • The interposer die 109A may include interconnection structures 200 to act as a member that provides electrical connecting wires. Each of the interconnection structures 200 may include a through electrode portion 210 that substantially penetrates a body of the interposer die 109A to reach the second surface 105. An end portion 211 of the through electrode portion 210 may be exposed at the second surface 105. The other end portion of the through electrode portion 210 opposite to the end portion 211 may extend onto the first surface 101 to provide an extension portion 230. The extension portion 230 may be provided as a connection portion or an extension portion that electrically connects the through electrode portion 210 to an external connection portion 231 which is located on the first surface 101 of the interposer die 109A to be spaced apart and offset from the through electrode portion 210 by a predetermined distance. The extension portion 230, the external connection portion 231 and the through electrode portion 210 constituting the interconnection structure 200 may be comprised of a single unified body. Since the extension portion 230, the external connection portion 231 and the through electrode portion 210 are provided as a single unified body without any heterogeneous junction therein, a resistance value of the interconnection structure 200 may be minimized.
  • A dielectric layer pattern 300 having openings 301 exposing the external connection portions 231 may be provided on the first surface 101 of the interposer die 109A. External connection terminals 700 may be attached to the external connection portions 231, respectively. Each of the external connection terminals 700 may include a connection member such as a solder bump or a solder ball.
  • A semiconductor die 500 may be mounted on the second surface 105 of the interposer die 109A. The semiconductor die 500 may have a shape of a chip including a third surface 505 on which die connection portions 510 electrically connected to interposer die 109A are disposed and a fourth surface 507 which is opposite to the third surface 505. The semiconductor die 500 may be aligned with the interposer die 109A so that the die connection portions 510 of the semiconductor die 500 vertically overlap with the end portions 211 of the through electrode portions 210 respectively. The die connection portions 510 may be electrically connected to the end portions 211 of the through electrode portions 210 through interconnectors 550, respectively. Each of the interconnectors 550 may include a conductive bump or a solder layer. The semiconductor die 500 may be a memory semiconductor die including integrated circuits.
  • A protection portion 600 covering sidewalls of the semiconductor die 500 and the second surface 105 of the interposer die 109A may be provided. The protection portion 600 may include a dielectric material such as epoxy molding compound (EMC). The protection portion 600 may be provided so that the fourth surface 507 of the semiconductor die 500 is exposed. The protection portion 600 may expand or extend to fill a space between the third surface 505 of the semiconductor die 500 and the second surface 105 of the interposer die 109A. The protection portion 600 may surround and protect the interconnectors 550.
  • Referring to FIGS. 1 and 2, the external connection portion 231 corresponding to a part of the interconnection structure 200 may be provided on the first surface 101 of the interposer die 109A to act as an extension of the through electrode portion 210. The through electrode portions 210 may be disposed in the interposer die 109A to overlap with the die connection portions 510 of the semiconductor die 500, respectively. The external connection portions 231 laterally extending from the through electrode portions 210 may be offset from the through electrode portions 210. In some embodiments, the external connection portions 231 may be disposed on edges of the interposer die 109A. The external connection terminals 700 connected to the external connection portions 231 may also be provided to be offset from the die connection portions 510.
  • Since the external connection portions 231 are provided to be offset from the die connection portions 510, the external connection portions 231 may have a line width size S2 and a pitch size P2 which are different from those of the die connection portion 510. Since the end portions 211 of the through electrode portion 210 are located to be aligned with the die connection portions 510, the through electrode portions 210 or the end portions 211 of the through electrode portions 210 may be provided to have substantially the same pitch size P1 as the die connection portions 510. The line width size S1 of the end portions 211 of the through electrode portions 210 may not be equal to a line width size of the die connection portions 510. However, in some embodiments, the line width size S1 of the end portions 211 may be set to be less than the pitch size P1 so that the end portions 211 have the same pitch size P1 as the die connection portions 510. Since each of the external connection portions 231 extends from one of the through electrode portions 210 onto one edge of the interposer die 109A through the extension portion 230, the line width size S2 of the external connection portions 231 may be greater than the line width size S1 of the end portions 211 of the through electrode portions 210. In addition, the external connection portions 231 may also be disposed to have the pitch size P2 which is greater than the pitch size P1 of the end portions 211 of the through electrode portion 210.
  • As illustrated in FIGS. 1 and 2, if the external connection portions 231 are disposed to have the line width size S2 and the pitch size P2 which are greater than those of the through electrode portions 210, an area of the first surface 101 of the interposer die 109A may be greater than an area of the third surface 505 of the semiconductor die 500. In addition, the external connection portions 231 may be disposed to be closer to sidewalls of the interposer die 109A than the through electrode portions 210. Since the external connection portions 231 are offset from the through electrode portions 210 without overlapping with the through electrode portions 210, the extension portions 230 connecting the external connection portions 231 to the through electrode portions 210 may be included in the interconnection structures 200.
  • When the die connection portions 510 of the semiconductor die 500 are disposed on the edge portions of the semiconductor die 500 in two columns in the shape of edge pads, the through electrode portions 210 may also be disposed to be aligned with the die connection portions 510 side by side in two columns, as illustrated in FIG. 2. The external connection portions 231 may also be disposed side by side in two columns to the outside of the through electrode portions 210, and to the edges of the interposer die 109A of FIG. 1.
  • Referring to FIGS. 1 and 2 together, the interconnection structure 200 may include the through electrode portion 210 aligned with be overlapped with the die connection portion 510 of the semiconductor die 500, and may be provided so that the end portion 211 of the through electrode portion 210 is directly overlapped with the die connection portion 510. Accordingly, the semiconductor die 500 may be directly mounted on the second surface 105 of the interposer die 109A. Since a separate interconnection is not introduced between the semiconductor die 500 and the second surface 105 of the interposer die 109A, the total thickness of the semiconductor package 10 may be derived thinner.
  • The through electrode portion 210 may have a length enough to penetrate the body of the interposer die 109A, and may extend to be connected to the external connection portion 231 located on the first surface 101 of the interposer die 109A. Since the external connection portion 231 located on the first surface 101 of the interposer die 109A and the through electrode portion 210 are provided as a conductive layer having single body, it is not necessary to introduce a separate interconnection to electrically connect the external connection portion 231 and the through electrode portion 210. Accordingly, the total thickness of the semiconductor package 10 may be derived thinner.
  • FIGS. 3 to 11 are cross-sectional views illustrating representations of examples of methods of manufacturing the semiconductor package according to various embodiments.
  • FIG. 3 illustrates the step of introducing an interposer wafer 100. Referring to FIG. 3, the interposer wafer 100 may have the shape of a substrate or a wafer including a first surface that may be a front surface and a second surface 103 that may be an initial backside surface opposite to the first surface 101. The interposer wafer 100 may be provided as a bare silicon wafer. Since the interposer wafer 100 is introduced in the shape of a silicon wafer, it is possible to perform wafer processing to the interposer wafer 100. For example, it is possible to apply through silicon via (TSV) technology to the interposer wafer 100. The interposer wafer 100 may be introduced as a member providing the interposer die 109A of FIG. 1. The interposer die 109A of FIG. 1 may be formed thinner than the interposer wafer 100 by subsequent thinning process. The interposer wafer 100 may be made of different materials having the same shape of the wafer. For example, the interposer wafer 100 may be provided with a glass material.
  • FIG. 4 illustrates the step of forming via holes 110. Referring to FIG. 4, the via holes 110 having a depth D may be formed on the first surface 101 of the interposer wafer 100. The via holes 110 may be formed to have the depth of about 5 μm to about 10 μm by applying dry etching, wet etching or laser etching.
  • FIG. 5 illustrates the step of forming the interconnection structures 200. Referring to FIG. 5, the interconnection structures 200 filling the via holes 110 of FIG. 4 and extending to the first surface 101 of the adjacent interposer wafer 100 may be formed. For electrical insulation between the interconnection structures 200 and the body of the interposer wafer 100, though not illustrated, an insulation layer or a dielectric layer may be introduced between the interconnection structures 200 and the body of the interposer wafer 100. The insulation layer may be introduced as a layer including silicon oxide (SiO2).
  • Each of the interconnection structures 200 may include the through electrode portion 210 filling the via hole 110 of FIG. 4. The end portion 211 of the through electrode portion 210 may be located at a bottom portion of the via hole 110 of FIG. 4. Each of the interconnection structures 200 may include an external connection portion 231 located on the first surface 101 of the interposer wafer 100 and connected to external devices, such as other electronic components or module substrates. Each of the interconnection structures 200 may include an extension portion 230 connecting the external connection portion 231 and the through electrode portion 210, and electrically extending the through electrode portion 210 to substantially reach the external connection portion 231. Each of the external connection portions 210 and each of the through electrode portions 210 may be disposed to be matched one by one. The through electrode portion 210, the external connection portion 231 and the extension portion 230 may be formed to include the substantially same layer extended and integrated.
  • The external connection portion 231 and the extension portion 230 are formed in a layer with the through electrode portion 210. Accordingly, since the external connection portion 231 and the extension portion 230 are not formed in different and separated layers, the procedure for forming them may be simplified. For example, the layers of the interconnection structure 200 that have the shape of the external connection portion 231, the extension portion 230 and the through electrode portion 210 may be formed at the same time by forming a resist pattern (not illustrated) exposing the region in which the external connection portions 231, the extension portions 230 and the through electrode portions 210 are to be formed on the first surface 101 of the interposer wafer 100 and performing a plating process. Since the depth D of the via holes 110 of FIG. 4 is relatively shallow, it is possible to form the conductive layer for the interconnection structure 200 to extend onto the first surface 101 of the interposer wafer 100 to provide the external connection portions 231 and the extension portions 230 while filling the via holes 110. The conductive layer for the interconnection structure 200 may be provided with a metal layer including copper (Cu) layer, but not limited thereto. The interconnection structure 200 may further include a seed layer (not illustrated) for copper plating and a diffusion barrier (not illustrated) for preventing diffusion of copper ions.
  • FIG. 6 illustrates the step of forming a dielectric layer pattern 300 exposing the external connection portions 231. Referring to FIG. 6, the dielectric layer pattern 300 having openings 301 exposing the surface of the external connection portions 231 may be formed to cover the first surface 101 of the interposer wafer 100. The dielectric layer pattern 300 may be formed to cover and block the exposed portion of the through electrode portions 210 exposed on the first surface 101 of the interposer wafer 100 and the extension portions 230, and may be formed so that the external connection portions 231 are exposed to outside. The dielectric layer pattern 300 may consist of organic polymer material. The dielectric layer pattern 300 may be formed including a photoresist material.
  • FIG. 7 illustrates the step of attaching a carrier substrate 400. Referring to FIG. 7, the interposer wafer 100 may be attached on the carrier substrate 400. An adhesive layer 410 may be used to attach the carrier substrate 400 on the first surface 101 of the interposer wafer 100. The adhesive layer 410 may be introduced to attach the dielectric layer patterns 300 substantially disposed on the first surface 101 and the carrier substrate 400. The carrier substrate 400 may be introduced as a member for handling of the process for processing the second surface 103 which may be an initial back side of the interposer wafer 100. The carrier substrate 400 may play a role of protecting the first surface 101 in the course of processing the second surface 103.
  • FIG. 8 illustrates the step of recessing the interposer wafer 100. Referring to FIG. 8, the interposer wafer 100 may be fixed to the carrier substrate 400 and the exposed second surface 103 of the interposer wafer 100 may be recessed. The second surface 103 may be recessed by etching or grinding the second surface 103. A chemical mechanical polishing may be applied to the second surface 103 in order to control the degree of recess more finely.
  • A recessed second surface 105 may be provided by recessing the second surface 103 of the interposer wafer 100. Through this process, the interposer wafer 100 can be transformed into an interposer wafer 109 having thinner thickness T2 than the initial thickness T1. The interposer wafer 109 thinned to have a thinner thickness T2 may be provided to expose the end portions 211 of the through electrode portions 210 to the recessed second surface 105. The interposer wafer 109 may have the substantially same thickness as the depth (D of FIG. 4) of the through electrode portions 210 by performing the CMP process for recessing to expose the end portions 211 of the through electrode portions 210. The CMP process may be adjusted so that the etch rates of the interposer wafer 109 body and the through electrode portions 210 become different each other by adjusting the composition of the slurry applied to the CMP process. If a slurry having higher etch rate for silicon as compared to the etch rate of copper is applied, the CMP process may be adjusted so that the end portions 211 of the through electrode portions 210 are exposed onto the recessed second surface 105 of the interposer wafer 109. The interposer wafer 109 may have a thickness T2 of about 5 μm to 10 μm which may be the depth of the through electrode portions 210. Despite the processed interposer wafer 109 to a thin thickness like this, it can be maintained in a state capable of being handled by the carrier substrate 400.
  • FIG. 9 illustrates the step of mounting the semiconductor dies 500 on the interposer wafer 109. Referring to FIG. 9, the semiconductor dies 500 may be introduced on the interposer wafer 109, and may be aligned so that die connection portions 510 of the semiconductor dies 500 are overlapped with the end portions 211 of the through electrode portions 210 exposed to the second surface 105. Interconnectors 550 may fasten the die connection portions 510 of the semiconductor die 500 and the end portions 211 of the through electrode portion 210 each other and may electrically and physically connect them. Each of the interconnectors 550 may include a shape of a conductive bump or a solder layer. The semiconductor die 500 may be a memory semiconductor die including integrated circuits integrated therein. The semiconductor die 500 may have the shape of a chip including a third surface 505 having the die connection portions 510 for electrical connection with the external devices and a fourth surface 507 opposite to the third surface 505.
  • Referring to FIG. 9 together with FIG. 4, since the semiconductor dies 500 are mounted on the interposer wafer 109 so that the die connection portions 510 are fastened to the end portions 211 of the through electrode portions 210, the via holes (110 of FIG. 4) to be filled with the through electrode portions 210 may be located at the second surface (101 of FIG. 4) of the interposer wafer (100 of FIG. 4) overlapped with the die connection portions 510 of the semiconductor dies 500.
  • FIG. 10 illustrates the step of forming the protection portions 600. Referring to FIG. 10, the protection portions 600 covering the second surface 105 of the interposer wafer 109 and protecting the side portions of the semiconductor dies 500 may be formed. Each of the protection portion 600 may be formed of a dielectric material. The dielectric material may include epoxy molding compound (EMC). The protection portions 600 may be formed by performing a molding process after mounting a plurality of semiconductor dies 500 side by side on the second surface 105 of the interposer wafer 109. The protection portions 600 may be molded to fill the portion between the semiconductor die 500 and the adjacent different semiconductor die 500. The protection portions 600 may be formed so that the fourth surfaces 507 of the semiconductor dies 500 are exposed. If the protection portions 600 are formed to exposed the fourth surfaces 507 of the semiconductor dies 500 without surrounding the fourth surfaces 507, thin package may be realized because the total thickness of the semiconductor package does not increase that much. In addition, the heat generated in accordance with the operation of the semiconductor dies 500 may be dissipated more effectively through the exposed fourth surfaces 507. The protection portions 600 may be formed in the expanded or extended shape to fill the portion between the semiconductor dies 500 and the second surface 105 of the interposer wafer 109.
  • FIG. 11 illustrates the step of attaching the external connection terminals 700 to the external connection portions 231. Referring to FIG. 11, the external connection terminals 700 for external connection may be attached to the external connection portions 231. Each of the external connection terminals 700 may include a connecting member such as a solder bump or a solder ball. Before attaching the external connection terminals 700, the processes of removing the carrier substrate (400 of FIG. 10) and the adhesive layer (410 of FIG. 10) may be performed. The external connection terminals 700 may be formed by attaching the solder bumps or the solder balls to the external connection portions 231 exposed by removing the carrier substrate 400 or the adhesive layer 410.
  • Referring to FIG. 11 together with FIG. 2, the external connection portions 231 may be provided as a member electrically expanding the through electrode portions 210 to the outside. Although the through electrode portions 210 are disposed to be located at the portion of the interposer wafer 109 overlapped with the semiconductor dies 500, as the external connection portions 231 are located at the position extended to outside from the through electrode portions 210 by the extension portion 230, the external connection portions 231 may be disposed at not a position aligned with the die connection portions 510 but an offset position. The external connection terminals 700 connected to the external connection portions 231 may also be provided to be located at not a position aligned with the die connection portions 510 but the offset position.
  • Since the external connection portions 231 are provided at not a position aligned with the die connection portions 510 but the offset position, the external connection portions 231 may be provided to have the line width size S2 of FIG. 2 and the pitch size P2 of FIG. 2 different from those of the die connection portions 510. Since the end portions 211 of the through electrode portions 210 are located to be aligned with the die connection portions 510, the through electrode portions 210 or the end portions 211 of the through electrode portions 210 may be provided to have the substantially same arrangement pitch size P1 of FIG. 2 as the arrangement pitch size of the die connection portions 510. The line width size S1 of FIG. 2 of the end portions 211 of the through electrode portions 210 need not to be same as the line width size of the die connection portions 510. However, the line width size S1 of the end portions 211 of the through electrode portions 210 may be limited to a smaller size than the pitch size P1 so as to induce substantially same pitch size P1. For the through electrode portions 210 are formed to have the end portions 211 of a fine line width size S1 of FIG. 2, the process for forming the through electrode portions 210 may be performed by applying a silicon process using the silicon interposer wafer 209. The external connection portions 231 may be disposed to have the larger line width size S2 of FIG. 2 than the line width size S1 of FIG. 2 of the end portions 211 of the through electrode portions 210, and to have the larger arrangement pitch size P2 than the arrangement pitch size P1 of FIG. 2 of the end portions 211 of the through electrode portions 210.
  • Referring back to FIG. 11, the resultant structure of the step of attaching the external connection terminals 700 to the external connection portions 231 may be separated into individual semiconductor packages by performing a singulation process. The resultant structure may be separated into the individual packages by using a cutting process such as a laser cutting, a mechanical blade sawing. Referring to FIG. 1 together with FIG. 11, the interposer wafer 109 may become a shape of an individual package including the interposer die 109A of FIG. 1 through the separating process.
  • FIG. 12 is a cross-sectional view illustrating a representation of an example of a semiconductor package structure according to an embodiment.
  • Referring to FIG. 12, a semiconductor package 11 may include a laminated structure of an interposer die 1109A and a semiconductor die 1500. The interposer die 1109A may be a shape of a plate including a first surface 1101 which may be a front surface and a second surface 1105 which may be a backside surface opposite to the first surface 1101. The interposer die 1109A may be a shape of an individual die separated from the interposer wafer that may be provided as a bare silicon wafer. The interposer die 1109A may be formed by processing the bare silicon wafer. The interposer die 1109A may be provided with a substrate of a glass material.
  • The interposer die 1109A may be introduced as a member including interconnection structures 1200 and providing electrical connecting wires. Each of the interconnection structures 1200 may include a through electrode portion 1210 substantially penetrating the body of the interposer die 1109A from the second surface 1105 to reach the first surface 1101 opposite to the second surface 1105. The through electrode portions 1210 may be provided to penetrate a first dielectric layer 1310 introduced between the interposer die 1109A and the semiconductor dies 1500 and bonding them to each other. End portions 1211 of the through electrode portions 1210 may be exposed from the first surface 1101. The portions opposite to the end portions 1211 of the through electrode portions 1210 may be located on the second surface 1105 and may extend by extension portions 1230. The extension portion 1230 may be provided as a connection portion or an expansion portion connecting the external connection portion 1231 located at the portion of the second surface 1105 of the interposer die 1109A spaced apart and offset from the through electrode portion 1210 by a predetermined distance and the through electrode portion 1210. The extension portion 1230, the external connection portion 1231 and the through electrode portion 1210 forming the interconnection structure 1200 may have a body and may be provided with an integrated single body layer. As the extension portion 1230, the external connection portion 1231 and the through electrode portion 1210 are provided with a single extended conductive layer not separated layers, the resistance increase due to the contact of the layers can be prevented.
  • A dielectric layer pattern 1330 having openings 1331 exposing the surface of the external connection portions 1231 may be provided on the second surface 1105 of the interposer die 1109A. External connection terminals 1700 for external connection may be attached on the external connection portions 1231. Each of the external connection terminals 1700 may include a connecting member such as a solder bump or a solder ball.
  • The semiconductor dies 1500 may be mounted on the first surface 1101 of the interposer die 1109A. The semiconductor die 1500 may have the shape of a chip including a third surface 1505 having die connection portions 1510 for electrical connection to the interposer die 1109A and a fourth surface 1507 opposite to the third surface 1505. Protection portions 1600 covering the first surface 1101 of the interposer die 1109A and protecting the side portions of the semiconductor dies 1500 may be provided.
  • The external connection portions 1231, a part of the interconnection structure 1200, may be provided on the second surface 1105 as members electrically expanding the through electrode portions 1210 to outside. Although the through electrode portions 1210 are disposed to be located at the portion of the interposer die 1109A overlapped with the die connection portions 1510 of the semiconductor dies 1500, since the external connection portions 1231 located at a position extended by the extension portions 1230 from the through electrode portions 1210 to the outside, the external connection portions 1231 may be provided to be located at not a position aligned with the die connection portions 1510 but an offset position. The external connection terminals 1700 connected to the external connection portions 1231 may also be provided to be located at not a position aligned with the die connection portions 1510 but an offset position.
  • Since the external connection portions 1231 may be provided to be located at not a position aligned with the die connection portions 1510 but an offset position, the external connection portions 1231 may have the line width size and pitch size different from those of the die connection portions 1510. Since the end portions 1211 of the through electrode portions 1210 are located to aligned with the die connection portions 1510, the through electrode portions 1210 or the end portions 1211 of the through electrode portions 1210 may be provided to have the substantially same arrangement pitch size as the arrangement pitch size of the die connection portions 1510. The external connection portions 1231 may be disposed to have the larger line width size than the line width size of the end portions 1211 of the through electrode portions 1210, and have the larger arrangement pitch size than the arrangement pitch size of the end portions 1211 of the through electrode portions 1210.
  • FIGS. 13 to 20 are cross-sectional views illustrating representations of examples of a method of manufacturing the semiconductor package according to various embodiments.
  • FIG. 13 illustrates the step of mounting the semiconductor dies 1500 on the interposer wafer 1100. Referring to FIG. 13, the interposer wafer 1100 may have a shape of a substrate or a wafer including the first surface 1101 which may be a front surface and the second surface 1103 which may be an initial backside surface and opposite to the first surface 1101. The interposer wafer 1100 may be provided with a bare silicon wafer. The interposer wafer 1100 may also be provided with a glass material having the shape of a wafer.
  • The first dielectric layer 1310 for attachment may be formed on the first surface 1101 of the interposer wafer 1100. The first dielectric layer 1310 may be introduced as an adhesion layer attaching the semiconductor dies 1500 which are to be mounted on the first surface 1101 of the interposer wafer 1100 to the interposer wafer 1100. The semiconductor dies 1500 may be introduced side by side to be aligned on the first surface 1101 so that the die connection portions 1510 are faced to the first surface 1101 of the interposer wafer 1100. Each of the semiconductor dies 1500 may be a memory semiconductor die including integrated circuits integrated thereon. The semiconductor die 1500 may have the shape of a chip including a third surface 1505 on which die connection portions 1510 for electrical connection to outside are disposed and a fourth surface 1507 opposite to the third surface 1505.
  • FIG. 14 illustrates the step of forming the protection portions 1600. Referring to FIG. 14, the protection portions 1600 covering the first dielectric layer 1310 and protecting the side portions of the semiconductor dies 1500 may be formed on the first surface 1101 of the interposer wafer 1100. The protection portions 1600 may be formed of a dielectric material. The dielectric material may include epoxy molding compound (EMC). The protection portions 1600 may be formed by performing a molding process after mounting a plurality of semiconductor dies 1500 side by side on the first dielectric layer 1310 on the first surface 1101 of the interposer wafer 1100. The protection portion 1600 may be molded to fill the portions between the semiconductor die 1500 and the adjacent different semiconductor die 1500. The protection portions 1600 may be formed so that the fourth surface 1507 of the semiconductor die 1500 is exposed. If the protection portions 1600 are formed to expose the fourth surface 1507 of the semiconductor dies 1500 without surrounding the fourth surface 1507, thin package may be realized because the total thickness of the semiconductor package does not increase that much. In addition, the heat generated in accordance with the operation of the semiconductor dies 1500 may be dissipated more effectively through the exposed fourth surface 1507. The protection portions 1600 may be formed to cover the side surfaces of the semiconductor dies 1500, in some cases, may be extend to cover the fourth surface 1507 of the semiconductor dies 1500.
  • FIG. 15 illustrates the step of recessing the interposer wafer 1100. Referring to FIG. 15, the exposed second surface 1103 of the interposer wafer 1100 may be recessed. The process of recessing the second surface 1103 may be performed by etching or grinding the second surface 1103. A chemical mechanical polishing may be applied to the second surface 1103 in order to adjust the degree of recess more finely.
  • A recessed second surface 1105 may be provided by recessing the second surface 1103 of the interposer wafer 1100. Through this process, the interposer wafer 1100 can be transformed into an interposer wafer 1109 having thinner thickness T2 than the initial thickness T1. The interposer wafer 1109 thinned to have the thinner thickness T2 may be provided so that the first surface 1101 opposite to the recessed second surface 1105 is fixed by the first dielectric layer 1310 and the protection portions 1600. The structure including the protection portions 1600 molded to protect the semiconductor dies 1500 may play a role of a handling substrate or a carrier substrate during the recessing process for the interposer wafer 1109. The structure including the protection portions 1600 molded to protect the semiconductor dies 1500 may act as a member fixing the interposer wafer 1109 during the recessing process for the interposer wafer 1109, and may act as a handling substrate or a carrier substrate enabling the process by fixing the interposer wafer 1109 in the following subsequent process. The interposer wafer 1109 may have a thin thickness T2 to about 5 μm to 10 μm degree. Despite the processed interposer wafer 109 to a thin thickness like this, the interposer wafer 1109 can be maintained in a state capable of being handled by the structure including the molded protection portions 1600.
  • FIG. 16 illustrates the step of forming an etch mask 1800 on the recessed second surface 1105 of the interposer wafer 1109. Referring to FIG. 16, an etch mask 1800 having openings 1801 exposing portions of the second surface 1105 may be formed on the second surface 1105 of the interposer wafer 1109. The etch mask 1800 may include a photoresist material. The openings 1801 of the etch mask 1800 may be formed to expose the second surface 1105 region overlapped with the die connection portions 1510 of the semiconductor dies 1500. A first opening 1801 of the etch mask 1800 may be aligned with the die connection portion 1510 of the semiconductor die 1500.
  • FIG. 17 illustrates the step of forming via holes 1110. Referring to FIG. 17, the via holes 1110 exposing surfaces of the die connection portions 1510 of the semiconductor dies 1500 may be formed on the second surface 1105 of the interposer wafer 1109. The via holes 1110 may be formed to have the depth of about 5 μm to about 10 μm using a dry etching process, a wet etching process or a laser etching process. The via holes 1110 may be formed by removing the exposed second surface 1105 portions to the first openings 1801 of FIG. 16 using the etch mask as a barrier, then etching and removing the first dielectric layer 1310 portions below the exposed interposer wafer 1109. The via holes 1110 may be located to be aligned with the die connection portions 1510 of the semiconductor dies 1500. The etch mask 1800 may be selectively removed after the etching process.
  • FIG. 18 illustrates the step of forming the interconnection structures 1200. Referring to FIG. 18, the interconnection structures 1200 filling the via holes 1110 and extending onto the second surface 1105 of the interposer wafer 1109 adjacent to the via holes 1100 may be formed. Although not illustrated, an insulation layer or a dielectric layer may be introduced on the interface between the interconnection structures 1200 and the body of the interposer wafer 1109 to electrically insulate the interconnection structures 1200 and the body of the interposer wafer 1109. The insulation layer may be provided with a layer including silicon oxide (SiO2).
  • Each of the interconnection structure 1200 may include a through electrode portion 1210 filling the via hole 1110. End portion 1211 of the each through electrode portion 1210 may be located at bottom portion of the via hole 1110, and may be directly connected and fastened to the die connection portion 1510 exposed to the via hole 1110. An intermediate connecting member such as a separate bump or a solder layer may be disposed between the end portion 1211 of each the through electrode portion 1210 and the surface of the die connection portion 1510. Each of the interconnection structures 1200 may include an external connection portion 1231 which is located on the second surface 1105 of the interposer wafer 1109 and is to be connected to external devices, such as other electronic components or a module substrate. Each of the interconnection structures 1200 may include an extension portion 1230 connecting the external connection portion 1231 to the through electrode portion 1210 and electrically extend the through electrode portion 1211 to substantially reach the external connection portion 1231. The external connection portions 1231 and the through electrode portions 1210 may be disposed to be matched one to one. The through electrode portions 1210, the external connection portions 1231 and the extension portions 1230 may be formed to include an extended and integrated layer with the substantially same layer.
  • The external connection portion 1231 and the extension portion 1230 may be formed in a layer with the through electrode portion 1210. Accordingly, as the external connection portion 1231 and the through electrode portion 1210 are not formed in the different separated layers, the process to form them may be simplified. For example, the layer of the interconnection structure 1200 having the shapes of the external connection portion 1231, the extension portion 1230 and the through electrode portion 1210 may be formed at the same time. As the depth of the via hole 1110 is relatively shallow, the conductive layer for the interconnection structure 1200 may be formed to extend onto the second surface 1105 of the interposer wafer 1100 to provide the external connection portion 1231 and the extension portion 1230 while filling the via hole 1110. The interconnection structure 1200 may be provided with a metal layer including copper (Cu) layer, but not limited thereto. The interconnection structure 1200 may further include a seed layer (not illustrated) for copper plating and a diffusion barrier (not illustrated) for preventing diffusion of copper ions. In an embodiment, the extension portion 1230 may extend in a direction opposite from the external connection portion 1231 on the second surface 1105.
  • FIG. 19 illustrates the step of forming the second dielectric layer pattern 1330 exposing the external connection portions 1231. Referring to FIG. 19, the second dielectric layer pattern 1330 having openings 1331 exposing the surface of the external connection portions 1231 may be formed to cover the second surface 1105 of the interposer wafer 1109. The second dielectric layer pattern 1330 may cover and block the exposed portions of the through electrode portions 1210 exposed to the second surface 1105 of the interposer wafer 1109 and the extension portions 1230, and may be formed so that the external connection portions 1231 are exposed to outside. The second dielectric layer pattern 1330 may be formed of an organic polymer material. The second dielectric layer pattern 1330 may be formed including a photoresist material.
  • FIG. 20 illustrates the step of attaching the external connection terminals 1700 to the external connection portions 1231. Referring to FIG. 20, the external connection terminals 1700 for external connection may be attached to the external connection portions 1231. Each of the external connection terminals 1700 may include a connecting member such as a solder bump or a solder ball.
  • Each of the external connection portions 1231 may be provided as a member electrically extending the through electrode portion 210 to the outside. The through electrode portions 1210 are disposed at a portion overlapped with the semiconductor dies 1500 at the interposer wafer 109. The external connection portion 1231 may be located at the position biased to one side from the through electrode portion 1210 by the extension portion 1230, and may be disposed at the position offset with respect to the die connection portion 1510. The external connection terminals 1700 connected to the external connection portions 1231 may also be provided to be located at not a position aligned with the die connection portions 1510 but the offset position.
  • Since the external connection portions 1231 are provided at not a position aligned with the die connection portions 1510 but the offset position, the external connection portions 1231 may have the line width size and the pitch size different from those of the die connection portions 1510. The external connection portions 1231 may be disposed having larger line width size than the line width size of the end portions 1211 of the through electrode portion 1210, and having the larger arrangement pitch size than the arrangement pitch size of the end portions 1211 of the through electrode portion 1210.
  • Referring back to FIG. 20, the resultant structure of the step of attaching the external connection terminals 1700 to the external connection portions 1231 may be separated into individual semiconductor packages by performing a singulation process. The resultant structure may be separated into the individual packages by using a cutting process such as a laser cutting, a mechanical blade sawing. Referring to FIG. 12 together with FIG. 20, the interposer wafer 1109 may become a shape of an individual package including the interposer die 1109A of FIG. 12 through the separating process.
  • FIG. 21 is a block diagram illustrating a representation of an example of an electronic system including a memory card 7800 including at least one semiconductor device according to an embodiment. The memory card 7800 includes a memory 7810, such as a nonvolatile memory device, and a memory controller 7820. The memory 7810 and the memory controller 7820 may store data or read stored data. The memory 7810 and/or the memory controller 7820 include one or more semiconductor chips disposed in an embedded package according to an embodiment.
  • The memory 7810 may include a nonvolatile memory device to which the technology of the embodiments of the present disclosure applied. The memory controller 7820 may control the memory 7810 such that stored data is read out or data is stored in response to a read/write request from a host 7830.
  • FIG. 22 is a block diagram illustrating a representation of an example of an electronic system 8710 including at least one device according to an embodiment. The electronic system 8710 may include a controller 8711, an input/output unit 8712, and a memory 8713. The controller 8711, the input/output device 8712 and the memory 8713 may be coupled with one another through a bus 8715 providing a path through which data move.
  • In an embodiment, the controller 8711 may include one or more microprocessor, digital signal processor, microcontroller, and/or logic device capable of performing the same functions as these components. The controller 8711 or the memory 8713 may include one or more of the semiconductor packages according to embodiments of the present disclosure. The input/output device 8712 may include at least one selected among a keypad, a keyboard, a display device, a touchscreen and so forth. The memory 8713 is a device for storing data. The memory 8713 may store data and/or commands to be executed by the controller 8711, and the like.
  • The memory 8713 may include a volatile memory device such as a DRAM and/or a nonvolatile memory device such as a flash memory. For example, a flash memory may be mounted to an information processing system such as a mobile terminal or a desktop computer. The flash memory may constitute a solid state disk (SSD). In this case, the electronic system 8710 may stably store a large amount of data in a flash memory system.
  • The electronic system 8710 may further include an interface 8714 configured to transmit and receive data to and from a communication network. The interface 8714 may be a wired or wireless type. For example, the interface 8714 may include an antenna or a wired or wireless transceiver.
  • The electronic system 8710 may be realized as a mobile system, a personal computer, an industrial computer or a logic system performing various functions. For example, the mobile system may be any one of a personal digital assistant (PDA), a portable computer, a tablet computer, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system and an information transmission/reception system.
  • If the electronic system 8710 is an equipment capable of performing wireless communication, the electronic system 8710 may be used in a communication system such as of CDMA (code division multiple access), GSM (global system for mobile communications), NADC (north American digital cellular), E-TDMA (enhanced-time division multiple access), WCDAM (wideband code division multiple access), CDMA2000, LTE (long term evolution) and Wibro (wireless broadband Internet).
  • Embodiments of the present disclosure have been disclosed for illustrative purposes. Those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the present disclosure and the accompanying claims

Claims (14)

What is claimed is:
1. A method of manufacturing a semiconductor package, the method comprising:
attaching a semiconductor die to a first surface of an interposer wafer so that die connection portions of the semiconductor die face towards the first surface;
forming a protecting portion covering the semiconductor die on the first surface of the interposer wafer;
reducing a thickness of the interposer wafer by recessing a second surface of the interposer wafer opposite to the semiconductor die;
forming via holes in the interposer wafer having the recessed second surface to expose the die connection portions; and
forming interconnection structures in the via holes and on the recessed second surface of the interposer wafer, each of the interconnection structures including a through electrode portion filling one of the via holes, an external connection portion disposed on the recessed second surface of the interposer wafer, and an extension portion connecting the through electrode portion to the external connection portion.
2. The method of claim 1, wherein forming the interconnection structure comprises forming a conductive layer filling the via holes to provide the through electrode portions and extending onto the recessed second surface of the interposer wafer to provide the external connection portions and the extension portions.
3. The method of claim 2, wherein the conductive layer is formed to directly contact the die connection portions exposed by the via holes.
4. The method of claim 1, wherein the via holes are formed to be aligned with the die connection portions of the semiconductor die, respectively.
5. The method of claim 1, wherein the external connection portions are formed to be offset from the die connection portions of the semiconductor die.
6. The method of claim 1, wherein each of the external connection portions is formed to have a line width size which is greater than that of each of the through electrode portions.
7. The method of claim 1, wherein the external connection portions are formed to have a pitch size which is greater than that of the through electrode portions.
8. The method of claim 1, wherein the external connection portions are formed to have a line width size and pitch size different from a line width size and pitch size of the die connection portions.
9. The method of claim 1, wherein the external connection portions are formed to have a line width size and pitch size larger than a line width size and pitch size of the end portions of the through electrode portions.
10. The method of claim 1, wherein the semiconductor die is attached to the first surface of the interposer wafer using an adhesive layer.
11. The method of claim 1, wherein recessing the second surface of the interposer wafer is performed so that the interposer wafer has a thickness of 5 nanometers to approximately 10 nanometers.
12. The method of claim 1, further comprising attaching external connection terminals to the external connection portions.
13. The method of claim 12, wherein the external connection terminal is spaced apart from the through electrode portion.
14. The method of claim 1, wherein the external connection portion is spaced apart from the through electrode portion by a predetermined distance.
US15/629,007 2015-06-25 2017-06-21 Semiconductor packages including interposer and methods of manufacturing the same Abandoned US20170287734A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/629,007 US20170287734A1 (en) 2015-06-25 2017-06-21 Semiconductor packages including interposer and methods of manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2015-0090451 2015-06-25
KR1020150090451A KR20170001060A (en) 2015-06-25 2015-06-25 Semiconductor package including interposer and manufacturing method for the same
US14/957,845 US9716017B2 (en) 2015-06-25 2015-12-03 Semiconductor packages including interposer and methods of manufacturing the same
US15/629,007 US20170287734A1 (en) 2015-06-25 2017-06-21 Semiconductor packages including interposer and methods of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/957,845 Division US9716017B2 (en) 2015-06-25 2015-12-03 Semiconductor packages including interposer and methods of manufacturing the same

Publications (1)

Publication Number Publication Date
US20170287734A1 true US20170287734A1 (en) 2017-10-05

Family

ID=57602850

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/957,845 Active US9716017B2 (en) 2015-06-25 2015-12-03 Semiconductor packages including interposer and methods of manufacturing the same
US15/629,007 Abandoned US20170287734A1 (en) 2015-06-25 2017-06-21 Semiconductor packages including interposer and methods of manufacturing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/957,845 Active US9716017B2 (en) 2015-06-25 2015-12-03 Semiconductor packages including interposer and methods of manufacturing the same

Country Status (4)

Country Link
US (2) US9716017B2 (en)
KR (1) KR20170001060A (en)
CN (1) CN106298558A (en)
TW (1) TW201701368A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10510603B2 (en) 2017-08-31 2019-12-17 Taiwan Semiconductor Manufacturing Company, Ltd. Conductive vias in semiconductor packages and methods of forming same
CN112889130A (en) 2018-11-06 2021-06-01 深圳帧观德芯科技有限公司 Packaging method of semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110272729A1 (en) * 2010-05-06 2011-11-10 Epworks Co., Ltd. Wafer level led interposer
US20150357272A1 (en) * 2014-06-04 2015-12-10 Invensas Corporation Integrated interposer solutions for 2d and 3d ic packaging

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004079701A (en) * 2002-08-14 2004-03-11 Sony Corp Semiconductor device and its manufacturing method
WO2004047167A1 (en) * 2002-11-21 2004-06-03 Nec Corporation Semiconductor device, wiring substrate, and method for manufacturing wiring substrate
US7838395B2 (en) * 2007-12-06 2010-11-23 Stats Chippac, Ltd. Semiconductor wafer level interconnect package utilizing conductive ring and pad for separate voltage supplies and method of making the same
CN101609818A (en) * 2008-06-19 2009-12-23 矽品精密工业股份有限公司 Semiconductor encapsulation device, semiconductor package and method for making thereof
DE102011083719B4 (en) * 2011-09-29 2022-12-08 Robert Bosch Gmbh Method of manufacturing a two-chip device
US9040349B2 (en) 2012-11-15 2015-05-26 Amkor Technology, Inc. Method and system for a semiconductor device package with a die to interposer wafer first bond
KR101419601B1 (en) 2012-11-20 2014-07-16 앰코 테크놀로지 코리아 주식회사 Semiconductor device using epoxy molding compound wafer support system and fabricating method thereof
KR101936405B1 (en) * 2013-06-11 2019-04-03 에스케이하이닉스 주식회사 Stacked semiconductor package and manufacturing method of the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110272729A1 (en) * 2010-05-06 2011-11-10 Epworks Co., Ltd. Wafer level led interposer
US20150357272A1 (en) * 2014-06-04 2015-12-10 Invensas Corporation Integrated interposer solutions for 2d and 3d ic packaging

Also Published As

Publication number Publication date
KR20170001060A (en) 2017-01-04
CN106298558A (en) 2017-01-04
US20160379845A1 (en) 2016-12-29
US9716017B2 (en) 2017-07-25
TW201701368A (en) 2017-01-01

Similar Documents

Publication Publication Date Title
US9153557B2 (en) Chip stack embedded packages
US10170456B2 (en) Semiconductor packages including heat transferring blocks and methods of manufacturing the same
US9570370B2 (en) Multi chip package and method for manufacturing the same
US9406584B2 (en) Semiconductor package and method for manufacturing the same
US9508688B2 (en) Semiconductor packages with interposers and methods of manufacturing the same
US9653372B2 (en) Method for fabricating fan-out wafer level package and fan-out wafer level package fabricated thereby
US8754515B2 (en) Stacked packages having through hole vias
US9368456B2 (en) Semiconductor package having EMI shielding and method of fabricating the same
KR20120057693A (en) Stacked semiconductor device, and method of fabricating the stacked semiconductor device
US9324688B2 (en) Embedded packages having a connection joint group
US20180331087A1 (en) Stacked semiconductor package having mold vias and method for manufacturing the same
US10658332B2 (en) Stack packages including bridge dies
US9905550B2 (en) Semiconductor package and method of fabricating the same
US9275968B2 (en) Flip chip packages having chip fixing structures, electronic systems including the same, and memory cards including the same
US9129963B1 (en) Semiconductor devices having through electrodes, semiconductor packages including the same, electronic systems including the same, and methods of manufacturing the same
US20180286835A1 (en) Semiconductor packages and methods of manufacturing the same
US9711482B2 (en) Semiconductor package embedded with plurality of chips and method of manufacturing the same
US20220208737A1 (en) Stack packages including a hybrid wire bonding structure
US20160225744A1 (en) Semiconductor packages, methods of fabricating the same, memory cards including the same and electronic systems including the same
US10553567B2 (en) Chip stack packages
US9117938B2 (en) Semiconductor devices with through via electrodes, methods of fabricating the same, memory cards including the same, and electronic systems including the same
US20170154872A1 (en) Semiconductor packages including molded stacked die with terrace-like edges
US20190043833A1 (en) Semiconductor packages including a plurality of stacked dies
US20160111376A1 (en) Semiconductor package
US20170287734A1 (en) Semiconductor packages including interposer and methods of manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OH, TAC KEUN;YANG, SEUNG TAEK;REEL/FRAME:042768/0378

Effective date: 20170614

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION