US20170278825A1 - Apparatus and Methods for Multi-Die Packaging - Google Patents
Apparatus and Methods for Multi-Die Packaging Download PDFInfo
- Publication number
- US20170278825A1 US20170278825A1 US15/080,162 US201615080162A US2017278825A1 US 20170278825 A1 US20170278825 A1 US 20170278825A1 US 201615080162 A US201615080162 A US 201615080162A US 2017278825 A1 US2017278825 A1 US 2017278825A1
- Authority
- US
- United States
- Prior art keywords
- package substrate
- die
- semiconductor device
- packaged semiconductor
- major surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title description 12
- 238000004806 packaging method and process Methods 0.000 title description 2
- 239000000758 substrate Substances 0.000 claims abstract description 206
- 239000004065 semiconductor Substances 0.000 claims abstract description 101
- 239000008393 encapsulating agent Substances 0.000 claims abstract description 38
- -1 over the first die Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 description 31
- 238000004519 manufacturing process Methods 0.000 description 13
- 239000004020 conductor Substances 0.000 description 9
- 230000000712 assembly Effects 0.000 description 8
- 238000000429 assembly Methods 0.000 description 8
- 229910000679 solder Inorganic materials 0.000 description 5
- 239000004593 Epoxy Substances 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000000748 compression moulding Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000001746 injection moulding Methods 0.000 description 1
- 239000011133 lead Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 239000011253 protective coating Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1029—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
Definitions
- This disclosure relates generally to semiconductor device packaging, and more specifically, to packages with multiple semiconductor die.
- Package substrates for semiconductor devices such as leadframes and ceramic or laminate substrates provide a central supporting structure of molded IC packages to which all other elements of the molded IC package are attached.
- Package substrates are etched, stamped or formed with a thin sheet of material with a pattern of terminals around a central die attach platform upon which a die is mounted using, for example, an epoxy resin.
- the die includes bonding pads which are electrically connected to the surrounding lead terminals of the frame by conductive wires using well-established wirebond techniques.
- the assembly including the package substrate, die, and wires are covered with encapsulant material to complete the molded IC package.
- FIG. 1 shows a side cross-sectional view of an embodiment of a packaged semiconductor assembly with multiple die.
- FIG. 2 shows a top view of an embodiment of a first package substrate that may be used in the packaged semiconductor assembly of FIG. 1 .
- FIG. 3 shows a side cross-sectional view of an embodiment of the first package substrate of FIG. 2 at a subsequent stage of assembly.
- FIG. 4 shows a top view of an embodiment of a second package substrate that may be used in the packaged semiconductor assembly of FIG. 1 .
- FIG. 5 shows a cross-sectional side view of an embodiment of the second package substrate of FIG. 4 at a subsequent stage of assembly.
- FIG. 6 shows a cross-sectional side view of the packaged semiconductor assembly 103 of FIG. 1 at an intermediate stage of manufacture.
- FIG. 7 shows a cross-sectional side view of the packaged semiconductor assembly 103 of FIG. 6 at a subsequent stage of manufacture.
- FIG. 8 shows a cross-sectional side view of the packaged semiconductor assembly 103 of FIG. 7 at a subsequent stage of manufacture.
- FIG. 9 shows a cross-sectional side view of the packaged semiconductor assembly 103 of FIG. 8 at a subsequent stage of manufacture.
- FIG. 10 shows a cross-sectional side view of the packaged semiconductor assembly 103 of FIG. 9 at a subsequent stage of manufacture.
- FIG. 11 shows a side cross-sectional view of an embodiment of another packaged semiconductor device stacked on the packaged semiconductor assembly of FIG. 10 .
- FIG. 12 shows a side cross-sectional view of an embodiment of a microelectrical-mechanical system (MEMS) sensor device stacked on the packaged semiconductor assembly of FIG. 10 .
- MEMS microelectrical-mechanical system
- FIG. 13 shows a top view of an embodiment of another type of package substrates that can be used in the packaged semiconductor assemblies of FIGS. 1, 11 and 12 .
- Apparatus and methods disclosed herein provide a packaged semiconductor assembly with two or more die on tiered package substrates.
- One tier includes a first package substrate with one or more die mounted thereon.
- Another tier includes a second package substrate with one or more die mounted thereon that is stacked over the first package substrate.
- the second package substrate can be pre-formed with a recessed or downset flag portion that provides clearance between the die and wirebonds on the first and second package substrates when the second package substrate is placed upside-down over the first package substrate.
- the die on the first package substrate face the die on the second package substrate.
- Encapsulating material is formed around both package substrates to protect the die and wirebonds. Contact pads for both package substrates can be accessed on one side of the packaged semiconductor assembly.
- Another packaged semiconductor device can be mounted to contact pads on another side of the packaged semiconductor assembly, thereby further increasing the number of integrated circuit devices and sensors that can be located within the same footprint.
- FIG. 1 a cross-sectional side view of an embodiment of tiered semiconductor devices 100 including packaged semiconductor assembly 103 that includes encapsulant 102 around a first package substrate 106 and a second package substrate 108 .
- die attach material 110 is used to attached die 112 to recessed or downset flag portion 118 of first package substrate 106 .
- a separate packaged device 104 is mounted with solder balls 134 coupled to conductive material 136 on assembly 103 .
- Packaged device 104 may include circuitry for any suitable or desired functionality such as a system on a chip with a processor, memory device and sensor, or a standalone processor, memory device, or sensor, or any combination thereof.
- package substrate 106 may be a preformed leadframe that is stamped and/or etched from metal or other suitable material. Other suitable structures can be used for package substrate, however.
- Wirebonds 113 , 114 are formed between die 112 and conductive pads or contact pads 116 , 117 of package substrate 106 to form electrical connections between die 112 and contact pads 116 , 117 .
- Conductive pads 116 , 117 of package substrate are exposed through encapsulant 102 on one side of assembly 103 to allow assembly 103 to be electrically coupled or connected to a larger assembly of components on a printed circuit board or other structure (not shown).
- Conductive pads 116 , 117 are separated from flag portion 118 by lead fingers 120 that extend between conductive pads 116 , 117 and flag portion 118 .
- the length of lead fingers 120 is sufficient to provide clearance between die 112 and wirebonds 113 , 114 on first package substrate 106 and die 124 and wirebonds 126 , 127 on second package substrate 108 .
- lead fingers 120 are at an angle between conductive pads 116 , 117 and flag portion 118 .
- the angle of lead fingers 120 can be selected to provide sufficient space for second package substrate 108 between conductive pads 116 , 117 .
- Die 112 may be configured as a sensor, such as a pressure sensor. Accordingly, flag portion 118 can include an opening to allow ambient pressure to deflect a diaphragm (not shown) on a surface of die 112 . The deflection can be detected by circuitry in die 112 , and a signal to proportional to the pressure can be provided by die 112 .
- die 112 may have functionality other than a pressure sensor that does not require flag portion 118 to include an opening. In such cases, the opening may be filled with encapsulating material or other insulating material to prevent unintentional electrical contact with lead fingers 120 and protect lead fingers 120 from corrosive environments.
- package substrate 108 is a quad flat no lead (QFN) leadframe with semiconductor die 124 mounted on die attach area (also referred to as “die flags”) 128 with die attach material 122 .
- Contacts 130 , 132 are spaced from peripheral edges of die flag 128 .
- Wirebonds 126 , 127 are formed between a contact on a surface of die 124 and respective contacts 130 , 132 on leadframe 108
- Die flag 128 is sized and shaped to receive one or more integrated circuit (IC) dies or other components.
- Die 124 may include any type of integrated circuitry that performs any suitable type of function such a System on a Chip, microprocessor, memory, sensor, or other suitable circuitry.
- Die attach material 122 , 110 may be any suitable material such as epoxy, tape, solder, or other suitable material.
- contacts 130 , 132 can be connected to contacts or leads on other components during later stages of assembly to allow the components in device 100 to operate with devices and/or components in other packages mounted on a printed circuit board or other structure.
- package substrates 106 , 108 are shown with one die flag 118 , 128 in FIG. 1 , package substrates 106 , 108 can include any suitable number of die flags 118 , 128 and can be arranged with a two dimensional matrix of die flags 118 , 128 . Further, although package substrate 108 is shown as a QFN leadframe, package substrate 108 can be any suitable type of substrate for mounting a packaged IC device.
- FIG. 2 shows a top view of an embodiment of a leadframe strip 200 including two package substrates 108 connected to one another that may be used to manufacture the packaged semiconductor assembly 103 of FIG. 1 .
- leadframe strip 200 can include additional package substrates 108 arranged in strip 200 , or as a two dimensional array with two or more package substrates 108 in each row and column.
- Each package substrate 108 is square or rectangular with contacts 130 , 132 spaced from each around the periphery of flag 128 .
- Contacts 130 , 132 are spaced around the periphery of flag 128 and held separated from one another and from flag 128 with one end of each contact 130 , 132 connected to a respective one of vertical tie bars 204 and horizontal tie bars 206 .
- Each of four corners of die flag 128 is coupled to one end of tie bars 210 . Another end of tie bars 210 is coupled at an angle to a point where tie bars 206 are coupled to tie bars 204 . Tie bars 204 , 206 are in turn coupled to frame 208 . Slots or openings 202 are positioned between vertical tie bars 204 to accommodate contacts 117 , 116 of package substrate 106 (not shown) at a subsequent stage of manufacture.
- FIG. 3 shows a side cross-sectional view of an embodiment of package substrate 108 of FIG. 2 at a subsequent stage of assembly in which die 124 is mounted to flag portion 128 by die attach material 122 .
- Wirebonds 126 , 127 are formed between respective contacts (not shown) on die 124 and contacts 130 , 132 on package substrate 108 .
- FIG. 4 shows a top view of an embodiment of an array of package substrates 106 that may be used in the packaged semiconductor assembly 103 of FIG. 1 . Although four package substrates 106 are shown connected together in two rows and two columns in the array, additional package substrates 106 can be included and arranged in a strip with a single row and multiple columns of packages substrates 106 , or multiple rows and columns.
- the strip or array of substrates 106 can correspond to the number and arrangement of substrates 108 , or a different number and arrangement can be used.
- multiple strips of substrate 108 having one row and multiple columns each can be used with an array containing multiple rows and columns of substrates 106 , or vice versa.
- the overall number and position of substrates 106 will correspond to the overall number and position of substrates 108 .
- Each substrate 106 in FIG. 4 includes a recessed flag portion 118 comprised of extensions of lead fingers 120 spaced in a square or rectangle around an opening 137 .
- Lead fingers 120 extend at a vertical angle (as shown in FIG. 1 ) from flag portion 118 and have an end opposite flag portion 118 connected to contacts 116 , 117 . Some lead fingers 120 may have a different length than others.
- a portion of lead fingers 120 can also be configured with a horizontal angle and/or a tapered profile to accommodate additional lead fingers 120 .
- Vertical and horizontal tie bars 402 , 404 are connected to contacts 116 , 117 at one end of lead fingers 120 opposite opening 137 .
- Opening 137 can be remain unfilled to accommodate a sensor die that requires access to an ambient parameter, such or pressure, or other type of die that requires an opening. Otherwise, opening 137 can be filled with encapsulant or insulating material to electrically isolate and protect lead fingers 120
- FIG. 5 shows a cross-sectional side view of an embodiment of package substrates 106 of FIG. 4 at a subsequent stage of assembly in which die 112 is mounted to flag portion 118 by die attach material 110 .
- Wirebonds 113 , 114 are formed between respective contacts (not shown) on die 112 and contacts 118 on package substrates 106 .
- FIG. 6 shows a cross-sectional side view of the packaged semiconductor assemblies 103 of FIG. 1 at an intermediate stage of manufacture in which package substrates 106 are placed upside-down over package substrates 108 after die 112 , 124 have been attached and wirebonds 113 , 114 , 126 , 127 are formed.
- Contacts 116 , 117 of substrates 106 fit in slots 202 of package substrates 108 .
- Die 112 , 124 and wirebonds 113 , 114 , 126 , 127 face one another in the configuration shown.
- Adhesive tape 600 holds package substrates 106 , 108 in place during subsequent processing and singulation.
- FIG. 7 shows a cross-sectional side view of the packaged semiconductor assemblies 103 of FIG. 6 at a subsequent stage of manufacture during which package substrates 106 , 108 and components mounted or bonded on package substrates are encased in encapsulant material 700 .
- encapsulant material 700 include, but are not limited to, mold compound, epoxy, underfill, glob top, dam and fill, and the like.
- Encapsulant material 700 may be formed with film assisted injection molding, compression molding, and/or other suitable technique that provides a protective coating around package substrates 106 , 108 , die 112 , 124 , and wirebonds 113 , 114 , 126 , 127 .
- Tape 600 may remain in place during the molding process to help prevent the bottom surface of contacts 116 , 117 , 130 , 132 from being covered with encapsulant material 700 . Additionally, film, tape or other covering may be placed over the top of contacts 118 to prevent contacts 118 from being covered with encapsulant material 700 . Alternatively, if film or tape is not used, encapsulating material 700 may be removed from the top of contacts 118 and the bottom of contacts 116 , 117 , 130 , 132 by grinding or other suitable removal process.
- encapsulant material 700 cures, the position of package substrate 106 is held in place relative to package substrate 108 by encapsulant material 700 .
- Tape 600 may be removed once encapsulant material 700 is cured.
- FIG. 8 shows a cross-sectional side view of the packaged semiconductor assemblies 103 of FIG. 7 at a subsequent stage of manufacture in which additional conductive material 136 is patterned or plated on contacts 118 , 116 , 117 , 130 , 132 .
- Conductive material 136 may be or include gold, copper, silver, tin, nickel, lead, or other suitable material. Any suitable electroplating or electroless plating technique or printing with conductive pastes can be used.
- FIG. 9 shows a cross-sectional side view of the packaged semiconductor assemblies 103 of FIG. 8 at a subsequent stage of manufacture in which packaged semiconductor assemblies 103 have been singulated into individual packaged semiconductor devices 103 including one of each of package substrates 106 , 108 , die 112 , 124 , wirebonds 113 , 114 , 126 , 127 , encapsulant material 700 , and conductive material 136 over contacts 118 , 116 , 117 , 130 , 132 .
- Singulation cuts 900 , 902 , 904 are made through contact 116 , which previously connected adjacent package substrates 106 , as well as through encapsulant material 700 to completely separate packaged semiconductor assemblies 103 from one another and to remove.
- Partial cuts 138 , 140 are made to remove tie bars 204 (and 206 ) ( FIG. 2 ) and a corresponding portion of conductive material 136 , with the result that each of contacts 130 , 132 are separated and electrically isolated from one another instead of having one end connected in common to a respective one of tie bars 204 .
- Partial cuts 138 , 140 extend into encapsulant material 700 a sufficient amount to insure contacts 130 , 132 are separated and electrically isolated from one another, but do not extend further into encapsulant material 700 than necessary.
- a portion of conductive material 136 remains on contacts 130 , 132 after singulation cuts 900 , 902 , 904 and partial cuts 138 , 140 are made.
- FIG. 10 shows a cross-sectional side view of the packaged semiconductor assembly 103 of FIG. 9 at a subsequent stage of manufacture in which a packaged semiconductor device 104 is mounted to conductive material 136 on contacts 118 .
- Packaged device 104 may include circuitry for any suitable or desired functionality such as a system on a chip with a processor, memory device and sensor, or a standalone processor, memory device, or sensor, or any combination thereof.
- packaged device 104 is mounted with electrically conductive solder balls 134 coupled to conductive material 136 on assembly 103 , however other suitable types of packaged devices 104 and techniques for mounting packaged device to electrically communicate with assembly 103 can be used.
- FIG. 11 shows a side cross-sectional view of an embodiment of a packaged semiconductor device 1100 stacked on packaged semiconductor assembly 103 .
- Packaged semiconductor device 1100 is a land grid array package with die 1102 mounted to a top surface of substrate 1104 with die attach material 1106 , and wirebonds 1110 between contacts on die 1102 and contacts 1112 on substrate 1104 . Additional contacts 1108 are included on a bottom surface of substrate 1104 and are used to attach packaged semiconductor device 1100 to contacts 136 on packaged semiconductor assembly 103 .
- a greater number of contacts 1108 than actually needed can be arranged in a pattern, such as a rectangular, circular, or other suitably shaped pattern to enable device 1100 to be easily attached to contacts 136 in various positions on substrate 1104 . That is, the position of contacts 136 may vary depending on the size and shape of packaged semiconductor assembly 103 , but different contacts 1108 on packaged semiconductor device 1100 can be used to accommodate the variation, if any.
- FIG. 12 shows a side cross-sectional view of an embodiment of a microelectrical-mechanical system (MEMS) sensor device 1200 stacked on packaged semiconductor assembly 103 including die 1202 mounted to a top surface of substrate 1206 with die attach material (not shown), and wirebonds 1212 , 1214 between contacts on die 1202 and contacts 1216 on substrate 1206 .
- Sensor device 1200 may be configured as any suitable type or types of sensor.
- sensor device 1200 may be a pressure sensor, accelerometer, gyroscope, and/or temperature sensor, among others.
- Encapsulant material 1204 encases wirebonds 1212 , 1214 , substrate 1206 , and side and bottom portions of die 1202 , while a portion of an upper surface of die 1202 remains uncovered and open to ambient environment of cavity 1222 .
- a lid or cover 1218 is attached or mounted to a top surface of encapsulant material 1204 with an opening 1220 over cavity 1222 to allow a diaphragm or membrane (not shown) on die 1202 to deflect according to ambient pressure in cavity 1222 . The deflection is sensed and translated to a corresponding pressure reading that may be provided to assembly 103 or other component external to assembly 103 .
- cavity 1222 and opening 1220 in lid 1218 , and even lid 1218 itself, may not be required depending on the type of sensor(s) included in device 1200 .
- Contacts 1216 are included on a bottom surface of substrate 1206 and are used to attach packaged semiconductor device 1200 to contacts 136 on packaged semiconductor assembly 103 with conductive material 1210 , such as solder, conductive adhesive, or other suitable material, while allowing die 1202 to electrically communicate with die 112 and/or die 124 .
- FIG. 13 shows a top view of an embodiment of another type of package substrates 1302 that can be used in the packaged semiconductor assemblies 103 of FIGS. 1, 11 and 12 .
- Package substrates 1302 are referred to as laminate ball grid array (BGA) substrates and can be made of plastic, ceramic or metal material with an array of solder contacts on a bottom surface and electrical contacts 1304 and routing traces 1306 on the top surface.
- BGA laminate ball grid array
- Package substrates 1302 are arranged in a strip 1300 that includes two package substrates 1302 connected to vertical and horizontal tie bars 1310 that retain package substrates 1302 in strip 1300 until substrates 1302 are singulated.
- substrate strip 1300 can include additional package substrates 1302 arranged in a row, or as a two dimensional array with two or more package substrates 1302 in each row and column.
- Each package substrate 1302 is square or rectangular with contacts 1304 spaced separately from each around the periphery of a central portion where a die (not shown) may be mounted on and bonded to one end of contacts 1304 .
- Tie bars 1310 are in turn coupled to frame 1312 .
- Slots or openings 1308 are positioned between vertical tie bars 1310 to accommodate contacts 117 , 116 of package substrate 106 (not shown) at a subsequent stage of manufacture.
- a packaged semiconductor device 100 that can comprise a first package substrate ( 108 ) having a first plurality of lead fingers ( 130 , 132 ); a first die ( 124 ) attached to a first major surface of the first package substrate; a first plurality of interconnects ( 127 ) coupled between the first plurality of lead fingers and the first die; and a second package substrate ( 106 ) having a second plurality of lead fingers ( 120 ).
- Each of the second plurality of lead fingers can extend over the first die and the second package substrate can be electrically isolated from the first package substrate.
- a second die ( 112 ) can be attached to a first major surface of the second package substrate, over the first die.
- a second plurality of interconnects ( 113 ) can be coupled between the second plurality of lead fingers and the second die.
- An encapsulant ( 102 ) can surround the first die, the first package substrate, the second die, and the second package substrate. The encapsulant can expose a portion ( 132 , 130 ) of the first package substrate and a portion ( 117 or 118 ) of the second package substrate.
- the portion of the first package substrate is exposed at a first major surface of the packaged semiconductor device and the portion of the second package substrate comprises package contacts ( 117 ) exposed at the first major surface of the packaged semiconductor device.
- the encapsulant can expose a second portion ( 118 ) of the second package substrate at a second major surface of the packaged semiconductor device, opposite the first major surface of the packaged semiconductor device.
- the second plurality of lead fingers can be bent so as to extend from the first major surface to the second major surface of the packaged semiconductor device.
- the first package substrate can be at the first major surface of the packaged semiconductor device.
- the packaged semiconductor device can further comprise a second packaged semiconductor device ( 104 ) attached to the second exposed portion of the second package substrate.
- first plurality of interconnects and the second plurality of interconnects can comprise wire bonds.
- the wire bonds can be completely surrounded by the encapsulant.
- the first major surface of the first package substrate can face the first major surface of the second package substrate such that the first die and the second die are between the first major surface of the first package substrate and the first major surface of the second package substrate and are completely surrounded by the encapsulant.
- the first package substrate can comprise a lead frame.
- the first plurality of lead fingers can be separated from each other by a partial cut ( 140 , 138 ).
- the first package substrate can comprise a laminate substrate.
- a method for forming a packaged semiconductor device can comprise attaching a first die ( 124 ) onto a first major surface of a first package substrate ( 108 ) having a first plurality of lead fingers ( 130 ); and attaching a second die ( 112 ) onto a first major surface of second package substrate ( 106 ) having a second plurality of lead fingers.
- the second die can be attached to a downset flag portion ( 118 ) of the second package substrate and the second plurality of lead fingers can extend from the flag portion to package contacts ( 118 ) above the second die.
- the second package substrate is inverted over the first package substrate such that the second die is over the first die, the first major surface of the first package substrate faces the first major surface of the second package substrate, and the package contacts are coplanar with the first plurality of lead fingers.
- the first die, the first package substrate, the second die, and the second package substrate can be encapsulated by an encapsulant that exposes a portion of the first package substrate and the package contacts at a first major surface of the packaged semiconductor device.
- forming the encapsulant is performed such that a portion of the second package substrate is exposed by the encapsulant at a second major surface of the packaged semiconductor device opposite the first major surface.
- the method can further comprise performing a full cut ( 900 ) through the encapsulant to singulate the first and second die wherein the first and second die together are included in the packaged semiconductor device.
- the first package substrate comprises a lead frame, and wherein, prior to the performing the full cut, performing a partial cut ( 140 ) to separate the first plurality of lead fingers from each other.
- the method can further comprise placing the first package substrate on a carrier.
- Inverting the second package substrate over the first package substrate can comprise placing the inverted second package substrate on the carrier, wherein the package contacts of the inverted second package substrate are spaced apart from the first package substrate on the carrier.
- the method can further comprise attaching a second packaged semiconductor substrate to the exposed portion of the second package substrate.
- a packaged semiconductor device can comprise a first package substrate comprising a lead frame and a first plurality of lead fingers; a first die attached to the first package substrate; a first set of wire bonds coupled between the first plurality of lead fingers and the first die; and a second package substrate comprising a lead frame and having a second plurality of lead fingers.
- Each of the second plurality of lead fingers can include a package contact and extends over the first die, and the second package substrate can be electrically isolated from the first package substrate.
- a second die can be attached to the second package substrate, over the first die.
- a second set of wire bonds can be coupled between the second plurality of lead fingers and the second die.
- An encapsulant can surround the first die, the first package substrate, the first set of wire bonds, the second die, the second set of wire bonds, and the second package substrate.
- the encapsulant exposes a portion of the first package substrate and package contacts of the second package substrate at a first major surface of the packaged semiconductor device, and a portion of the second package substrate at a second major surface of the packaged semiconductor device, opposite the first major surface of the packaged semiconductor device.
- the second plurality of lead fingers can be bent so as to extend from the first major surface to the second major surface of the packaged semiconductor device.
- the first plurality of lead fingers are separated from each other by a partial cut.
- Coupled is not intended to be limited to a direct coupling or a mechanical coupling.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
- Field
- This disclosure relates generally to semiconductor device packaging, and more specifically, to packages with multiple semiconductor die.
- Related Art
- Package substrates for semiconductor devices such as leadframes and ceramic or laminate substrates provide a central supporting structure of molded IC packages to which all other elements of the molded IC package are attached. Package substrates are etched, stamped or formed with a thin sheet of material with a pattern of terminals around a central die attach platform upon which a die is mounted using, for example, an epoxy resin. The die includes bonding pads which are electrically connected to the surrounding lead terminals of the frame by conductive wires using well-established wirebond techniques. The assembly including the package substrate, die, and wires are covered with encapsulant material to complete the molded IC package.
- The demand for smaller devices with higher throughput and capability is ever increasing. Thus, there is a continuing need to find ways to fit more semiconductor processing, memory, and/or sensor devices in the smallest space possible.
- The present disclosure is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.
-
FIG. 1 shows a side cross-sectional view of an embodiment of a packaged semiconductor assembly with multiple die. -
FIG. 2 shows a top view of an embodiment of a first package substrate that may be used in the packaged semiconductor assembly ofFIG. 1 . -
FIG. 3 shows a side cross-sectional view of an embodiment of the first package substrate ofFIG. 2 at a subsequent stage of assembly. -
FIG. 4 shows a top view of an embodiment of a second package substrate that may be used in the packaged semiconductor assembly ofFIG. 1 . -
FIG. 5 shows a cross-sectional side view of an embodiment of the second package substrate ofFIG. 4 at a subsequent stage of assembly. -
FIG. 6 shows a cross-sectional side view of the packagedsemiconductor assembly 103 ofFIG. 1 at an intermediate stage of manufacture. -
FIG. 7 shows a cross-sectional side view of the packagedsemiconductor assembly 103 ofFIG. 6 at a subsequent stage of manufacture. -
FIG. 8 shows a cross-sectional side view of the packagedsemiconductor assembly 103 ofFIG. 7 at a subsequent stage of manufacture. -
FIG. 9 shows a cross-sectional side view of the packagedsemiconductor assembly 103 ofFIG. 8 at a subsequent stage of manufacture. -
FIG. 10 shows a cross-sectional side view of the packagedsemiconductor assembly 103 ofFIG. 9 at a subsequent stage of manufacture. -
FIG. 11 shows a side cross-sectional view of an embodiment of another packaged semiconductor device stacked on the packaged semiconductor assembly ofFIG. 10 . -
FIG. 12 shows a side cross-sectional view of an embodiment of a microelectrical-mechanical system (MEMS) sensor device stacked on the packaged semiconductor assembly ofFIG. 10 . -
FIG. 13 shows a top view of an embodiment of another type of package substrates that can be used in the packaged semiconductor assemblies ofFIGS. 1, 11 and 12 . - Apparatus and methods disclosed herein provide a packaged semiconductor assembly with two or more die on tiered package substrates. One tier includes a first package substrate with one or more die mounted thereon. Another tier includes a second package substrate with one or more die mounted thereon that is stacked over the first package substrate. The second package substrate can be pre-formed with a recessed or downset flag portion that provides clearance between the die and wirebonds on the first and second package substrates when the second package substrate is placed upside-down over the first package substrate. The die on the first package substrate face the die on the second package substrate. Encapsulating material is formed around both package substrates to protect the die and wirebonds. Contact pads for both package substrates can be accessed on one side of the packaged semiconductor assembly. Another packaged semiconductor device can be mounted to contact pads on another side of the packaged semiconductor assembly, thereby further increasing the number of integrated circuit devices and sensors that can be located within the same footprint.
- Referring now to
FIG. 1 , a cross-sectional side view of an embodiment oftiered semiconductor devices 100 including packagedsemiconductor assembly 103 that includes encapsulant 102 around afirst package substrate 106 and asecond package substrate 108. Internal toassembly 103, dieattach material 110 is used to attached die 112 to recessed ordownset flag portion 118 offirst package substrate 106. A separate packageddevice 104 is mounted withsolder balls 134 coupled toconductive material 136 onassembly 103. Packageddevice 104 may include circuitry for any suitable or desired functionality such as a system on a chip with a processor, memory device and sensor, or a standalone processor, memory device, or sensor, or any combination thereof. - In
assembly 103,package substrate 106 may be a preformed leadframe that is stamped and/or etched from metal or other suitable material. Other suitable structures can be used for package substrate, however. Wirebonds 113, 114 are formed between die 112 and conductive pads orcontact pads package substrate 106 to form electrical connections between die 112 andcontact pads Conductive pads encapsulant 102 on one side ofassembly 103 to allowassembly 103 to be electrically coupled or connected to a larger assembly of components on a printed circuit board or other structure (not shown).Conductive pads flag portion 118 bylead fingers 120 that extend betweenconductive pads flag portion 118. The length oflead fingers 120 is sufficient to provide clearance between die 112 andwirebonds first package substrate 106 and die 124 andwirebonds second package substrate 108. In the embodiment shown,lead fingers 120 are at an angle betweenconductive pads flag portion 118. The angle oflead fingers 120 can be selected to provide sufficient space forsecond package substrate 108 betweenconductive pads - Die 112 may be configured as a sensor, such as a pressure sensor. Accordingly,
flag portion 118 can include an opening to allow ambient pressure to deflect a diaphragm (not shown) on a surface of die 112. The deflection can be detected by circuitry in die 112, and a signal to proportional to the pressure can be provided by die 112. In other embodiments, die 112 may have functionality other than a pressure sensor that does not requireflag portion 118 to include an opening. In such cases, the opening may be filled with encapsulating material or other insulating material to prevent unintentional electrical contact withlead fingers 120 and protectlead fingers 120 from corrosive environments. - In the embodiment shown
package substrate 108 is a quad flat no lead (QFN) leadframe with semiconductor die 124 mounted on die attach area (also referred to as “die flags”) 128 with dieattach material 122.Contacts flag 128. Wirebonds 126, 127 are formed between a contact on a surface of die 124 andrespective contacts leadframe 108 Dieflag 128 is sized and shaped to receive one or more integrated circuit (IC) dies or other components. Die 124 may include any type of integrated circuitry that performs any suitable type of function such a System on a Chip, microprocessor, memory, sensor, or other suitable circuitry. Dieattach material - In addition to being connected to die 124,
contacts device 100 to operate with devices and/or components in other packages mounted on a printed circuit board or other structure. - Note that although
package substrates die flag FIG. 1 ,package substrates flags flags package substrate 108 is shown as a QFN leadframe,package substrate 108 can be any suitable type of substrate for mounting a packaged IC device. -
FIG. 2 shows a top view of an embodiment of aleadframe strip 200 including twopackage substrates 108 connected to one another that may be used to manufacture the packagedsemiconductor assembly 103 ofFIG. 1 . Note thatleadframe strip 200 can includeadditional package substrates 108 arranged instrip 200, or as a two dimensional array with two ormore package substrates 108 in each row and column. Eachpackage substrate 108 is square or rectangular withcontacts flag 128.Contacts flag 128 and held separated from one another and fromflag 128 with one end of eachcontact vertical tie bars 204 andhorizontal tie bars 206. Each of four corners of dieflag 128 is coupled to one end oftie bars 210. Another end of tie bars 210 is coupled at an angle to a point where tie bars 206 are coupled to tie bars 204. Tie bars 204, 206 are in turn coupled toframe 208. Slots oropenings 202 are positioned between vertical tie bars 204 to accommodatecontacts -
FIG. 3 shows a side cross-sectional view of an embodiment ofpackage substrate 108 ofFIG. 2 at a subsequent stage of assembly in which die 124 is mounted toflag portion 128 by die attachmaterial 122.Wirebonds die 124 andcontacts package substrate 108. - Components can be assembled on
substrate 106 before, after, or contemporaneously with the components being assembled onpackage substrate 108.FIG. 4 shows a top view of an embodiment of an array ofpackage substrates 106 that may be used in the packagedsemiconductor assembly 103 ofFIG. 1 . Although fourpackage substrates 106 are shown connected together in two rows and two columns in the array,additional package substrates 106 can be included and arranged in a strip with a single row and multiple columns ofpackages substrates 106, or multiple rows and columns. The strip or array ofsubstrates 106 can correspond to the number and arrangement ofsubstrates 108, or a different number and arrangement can be used. For example, multiple strips ofsubstrate 108 having one row and multiple columns each can be used with an array containing multiple rows and columns ofsubstrates 106, or vice versa. The overall number and position ofsubstrates 106 will correspond to the overall number and position ofsubstrates 108. - Each
substrate 106 inFIG. 4 includes a recessedflag portion 118 comprised of extensions oflead fingers 120 spaced in a square or rectangle around anopening 137. Leadfingers 120 extend at a vertical angle (as shown inFIG. 1 ) fromflag portion 118 and have an endopposite flag portion 118 connected tocontacts lead fingers 120 may have a different length than others. A portion oflead fingers 120 can also be configured with a horizontal angle and/or a tapered profile to accommodate additionallead fingers 120. Vertical and horizontal tie bars 402, 404 are connected tocontacts lead fingers 120opposite opening 137. Opening 137 can be remain unfilled to accommodate a sensor die that requires access to an ambient parameter, such or pressure, or other type of die that requires an opening. Otherwise, opening 137 can be filled with encapsulant or insulating material to electrically isolate and protectlead fingers 120 -
FIG. 5 shows a cross-sectional side view of an embodiment ofpackage substrates 106 ofFIG. 4 at a subsequent stage of assembly in which die 112 is mounted toflag portion 118 by die attachmaterial 110.Wirebonds die 112 andcontacts 118 onpackage substrates 106. -
FIG. 6 shows a cross-sectional side view of the packagedsemiconductor assemblies 103 ofFIG. 1 at an intermediate stage of manufacture in whichpackage substrates 106 are placed upside-down overpackage substrates 108 afterdie wirebonds Contacts substrates 106 fit inslots 202 ofpackage substrates 108.Die wirebonds Adhesive tape 600 holdspackage substrates -
FIG. 7 shows a cross-sectional side view of the packagedsemiconductor assemblies 103 ofFIG. 6 at a subsequent stage of manufacture during whichpackage substrates encapsulant material 700. Examples ofencapsulant material 700 include, but are not limited to, mold compound, epoxy, underfill, glob top, dam and fill, and the like.Encapsulant material 700 may be formed with film assisted injection molding, compression molding, and/or other suitable technique that provides a protective coating aroundpackage substrates Tape 600 may remain in place during the molding process to help prevent the bottom surface ofcontacts encapsulant material 700. Additionally, film, tape or other covering may be placed over the top ofcontacts 118 to preventcontacts 118 from being covered withencapsulant material 700. Alternatively, if film or tape is not used, encapsulatingmaterial 700 may be removed from the top ofcontacts 118 and the bottom ofcontacts - Once
encapsulant material 700 cures, the position ofpackage substrate 106 is held in place relative to packagesubstrate 108 byencapsulant material 700.Tape 600 may be removed onceencapsulant material 700 is cured. -
FIG. 8 shows a cross-sectional side view of the packagedsemiconductor assemblies 103 ofFIG. 7 at a subsequent stage of manufacture in which additionalconductive material 136 is patterned or plated oncontacts Conductive material 136 may be or include gold, copper, silver, tin, nickel, lead, or other suitable material. Any suitable electroplating or electroless plating technique or printing with conductive pastes can be used. -
FIG. 9 shows a cross-sectional side view of the packagedsemiconductor assemblies 103 ofFIG. 8 at a subsequent stage of manufacture in which packagedsemiconductor assemblies 103 have been singulated into individual packagedsemiconductor devices 103 including one of each ofpackage substrates wirebonds encapsulant material 700, andconductive material 136 overcontacts contact 116, which previously connectedadjacent package substrates 106, as well as throughencapsulant material 700 to completely separate packagedsemiconductor assemblies 103 from one another and to remove.Partial cuts FIG. 2 ) and a corresponding portion ofconductive material 136, with the result that each ofcontacts Partial cuts contacts encapsulant material 700 than necessary. A portion ofconductive material 136 remains oncontacts partial cuts -
FIG. 10 shows a cross-sectional side view of the packagedsemiconductor assembly 103 ofFIG. 9 at a subsequent stage of manufacture in which a packagedsemiconductor device 104 is mounted toconductive material 136 oncontacts 118.Packaged device 104 may include circuitry for any suitable or desired functionality such as a system on a chip with a processor, memory device and sensor, or a standalone processor, memory device, or sensor, or any combination thereof. - In the embodiment shown, packaged
device 104 is mounted with electricallyconductive solder balls 134 coupled toconductive material 136 onassembly 103, however other suitable types of packageddevices 104 and techniques for mounting packaged device to electrically communicate withassembly 103 can be used. As an example,FIG. 11 shows a side cross-sectional view of an embodiment of a packagedsemiconductor device 1100 stacked on packagedsemiconductor assembly 103. Packagedsemiconductor device 1100 is a land grid array package with die 1102 mounted to a top surface ofsubstrate 1104 with die attachmaterial 1106, and wirebonds 1110 between contacts on die 1102 andcontacts 1112 onsubstrate 1104.Additional contacts 1108 are included on a bottom surface ofsubstrate 1104 and are used to attach packagedsemiconductor device 1100 tocontacts 136 on packagedsemiconductor assembly 103. A greater number ofcontacts 1108 than actually needed can be arranged in a pattern, such as a rectangular, circular, or other suitably shaped pattern to enabledevice 1100 to be easily attached tocontacts 136 in various positions onsubstrate 1104. That is, the position ofcontacts 136 may vary depending on the size and shape of packagedsemiconductor assembly 103, butdifferent contacts 1108 on packagedsemiconductor device 1100 can be used to accommodate the variation, if any. - As another example of a packaged device that can be mounted to electrically communicate with
assembly 103,FIG. 12 shows a side cross-sectional view of an embodiment of a microelectrical-mechanical system (MEMS)sensor device 1200 stacked on packagedsemiconductor assembly 103 includingdie 1202 mounted to a top surface ofsubstrate 1206 with die attach material (not shown), and wirebonds 1212, 1214 between contacts on die 1202 andcontacts 1216 onsubstrate 1206.Sensor device 1200 may be configured as any suitable type or types of sensor. For example,sensor device 1200 may be a pressure sensor, accelerometer, gyroscope, and/or temperature sensor, among others.Encapsulant material 1204 encases wirebonds 1212, 1214,substrate 1206, and side and bottom portions of die 1202, while a portion of an upper surface of die 1202 remains uncovered and open to ambient environment ofcavity 1222. A lid orcover 1218 is attached or mounted to a top surface ofencapsulant material 1204 with anopening 1220 overcavity 1222 to allow a diaphragm or membrane (not shown) on die 1202 to deflect according to ambient pressure incavity 1222. The deflection is sensed and translated to a corresponding pressure reading that may be provided toassembly 103 or other component external toassembly 103. Note thatcavity 1222 andopening 1220 inlid 1218, and evenlid 1218 itself, may not be required depending on the type of sensor(s) included indevice 1200.Contacts 1216 are included on a bottom surface ofsubstrate 1206 and are used to attach packagedsemiconductor device 1200 tocontacts 136 on packagedsemiconductor assembly 103 withconductive material 1210, such as solder, conductive adhesive, or other suitable material, while allowing die 1202 to electrically communicate withdie 112 and/or die 124. -
FIG. 13 shows a top view of an embodiment of another type of package substrates 1302 that can be used in the packagedsemiconductor assemblies 103 ofFIGS. 1, 11 and 12 . Package substrates 1302 are referred to as laminate ball grid array (BGA) substrates and can be made of plastic, ceramic or metal material with an array of solder contacts on a bottom surface and electrical contacts 1304 and routing traces 1306 on the top surface. Package substrates 1302 are arranged in a strip 1300 that includes two package substrates 1302 connected to vertical and horizontal tie bars 1310 that retain package substrates 1302 in strip 1300 until substrates 1302 are singulated. Note that substrate strip 1300 can include additional package substrates 1302 arranged in a row, or as a two dimensional array with two or more package substrates 1302 in each row and column. Each package substrate 1302 is square or rectangular with contacts 1304 spaced separately from each around the periphery of a central portion where a die (not shown) may be mounted on and bonded to one end of contacts 1304. Tie bars 1310 are in turn coupled to frame 1312. Slots or openings 1308 are positioned between vertical tie bars 1310 to accommodatecontacts - By now it should be appreciated that in some embodiments, there has been provided a packaged semiconductor device (100) that can comprise a first package substrate (108) having a first plurality of lead fingers (130, 132); a first die (124) attached to a first major surface of the first package substrate; a first plurality of interconnects (127) coupled between the first plurality of lead fingers and the first die; and a second package substrate (106) having a second plurality of lead fingers (120). Each of the second plurality of lead fingers can extend over the first die and the second package substrate can be electrically isolated from the first package substrate. A second die (112) can be attached to a first major surface of the second package substrate, over the first die. A second plurality of interconnects (113) can be coupled between the second plurality of lead fingers and the second die. An encapsulant (102) can surround the first die, the first package substrate, the second die, and the second package substrate. The encapsulant can expose a portion (132, 130) of the first package substrate and a portion (117 or 118) of the second package substrate.
- In another aspect, the portion of the first package substrate is exposed at a first major surface of the packaged semiconductor device and the portion of the second package substrate comprises package contacts (117) exposed at the first major surface of the packaged semiconductor device.
- In another aspect, the encapsulant can expose a second portion (118) of the second package substrate at a second major surface of the packaged semiconductor device, opposite the first major surface of the packaged semiconductor device.
- In another aspect, the second plurality of lead fingers can be bent so as to extend from the first major surface to the second major surface of the packaged semiconductor device.
- In another aspect, the first package substrate can be at the first major surface of the packaged semiconductor device.
- In another aspect, the packaged semiconductor device can further comprise a second packaged semiconductor device (104) attached to the second exposed portion of the second package substrate.
- In another aspect, the first plurality of interconnects and the second plurality of interconnects can comprise wire bonds.
- In another aspect, the wire bonds can be completely surrounded by the encapsulant.
- In another aspect, the first major surface of the first package substrate can face the first major surface of the second package substrate such that the first die and the second die are between the first major surface of the first package substrate and the first major surface of the second package substrate and are completely surrounded by the encapsulant.
- In another aspect, the first package substrate can comprise a lead frame.
- In another aspect, the first plurality of lead fingers can be separated from each other by a partial cut (140, 138).
- In another aspect, the first package substrate can comprise a laminate substrate.
- In another embodiment, a method for forming a packaged semiconductor device can comprise attaching a first die (124) onto a first major surface of a first package substrate (108) having a first plurality of lead fingers (130); and attaching a second die (112) onto a first major surface of second package substrate (106) having a second plurality of lead fingers. The second die can be attached to a downset flag portion (118) of the second package substrate and the second plurality of lead fingers can extend from the flag portion to package contacts (118) above the second die. The second package substrate is inverted over the first package substrate such that the second die is over the first die, the first major surface of the first package substrate faces the first major surface of the second package substrate, and the package contacts are coplanar with the first plurality of lead fingers. The first die, the first package substrate, the second die, and the second package substrate can be encapsulated by an encapsulant that exposes a portion of the first package substrate and the package contacts at a first major surface of the packaged semiconductor device.
- In another aspect, forming the encapsulant is performed such that a portion of the second package substrate is exposed by the encapsulant at a second major surface of the packaged semiconductor device opposite the first major surface.
- In another aspect, the method can further comprise performing a full cut (900) through the encapsulant to singulate the first and second die wherein the first and second die together are included in the packaged semiconductor device.
- In another aspect, the first package substrate comprises a lead frame, and wherein, prior to the performing the full cut, performing a partial cut (140) to separate the first plurality of lead fingers from each other.
- In another aspect, the method can further comprise placing the first package substrate on a carrier. Inverting the second package substrate over the first package substrate can comprise placing the inverted second package substrate on the carrier, wherein the package contacts of the inverted second package substrate are spaced apart from the first package substrate on the carrier.
- In another aspect, the method can further comprise attaching a second packaged semiconductor substrate to the exposed portion of the second package substrate.
- In still another embodiment, a packaged semiconductor device can comprise a first package substrate comprising a lead frame and a first plurality of lead fingers; a first die attached to the first package substrate; a first set of wire bonds coupled between the first plurality of lead fingers and the first die; and a second package substrate comprising a lead frame and having a second plurality of lead fingers. Each of the second plurality of lead fingers can include a package contact and extends over the first die, and the second package substrate can be electrically isolated from the first package substrate. A second die can be attached to the second package substrate, over the first die. A second set of wire bonds can be coupled between the second plurality of lead fingers and the second die. An encapsulant can surround the first die, the first package substrate, the first set of wire bonds, the second die, the second set of wire bonds, and the second package substrate. The encapsulant exposes a portion of the first package substrate and package contacts of the second package substrate at a first major surface of the packaged semiconductor device, and a portion of the second package substrate at a second major surface of the packaged semiconductor device, opposite the first major surface of the packaged semiconductor device. The second plurality of lead fingers can be bent so as to extend from the first major surface to the second major surface of the packaged semiconductor device.
- In another aspect, the first plurality of lead fingers are separated from each other by a partial cut.
- Because the apparatus implementing the present disclosure is, for the most part, composed of electronic components and circuits known to those skilled in the art, circuit details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present disclosure and in order not to obfuscate or distract from the teachings of the present disclosure.
- Moreover, the terms “front,” “back,” “top,” “bottom,” “over,” “under” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the disclosure described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.
- Although the disclosure is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present disclosure as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present disclosure. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.
- The term “coupled,” as used herein, is not intended to be limited to a direct coupling or a mechanical coupling.
- Furthermore, the terms “a” or “an,” as used herein, are defined as one or more than one. Also, the use of introductory phrases such as “at least one” and “one or more” in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to disclosures containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an.” The same holds true for the use of definite articles.
- Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.
Claims (21)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/080,162 US20170278825A1 (en) | 2016-03-24 | 2016-03-24 | Apparatus and Methods for Multi-Die Packaging |
US15/802,943 US10211184B2 (en) | 2016-03-24 | 2017-11-03 | Apparatus and methods for multi-die packaging |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/080,162 US20170278825A1 (en) | 2016-03-24 | 2016-03-24 | Apparatus and Methods for Multi-Die Packaging |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/802,943 Division US10211184B2 (en) | 2016-03-24 | 2017-11-03 | Apparatus and methods for multi-die packaging |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170278825A1 true US20170278825A1 (en) | 2017-09-28 |
Family
ID=59898692
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/080,162 Abandoned US20170278825A1 (en) | 2016-03-24 | 2016-03-24 | Apparatus and Methods for Multi-Die Packaging |
US15/802,943 Active US10211184B2 (en) | 2016-03-24 | 2017-11-03 | Apparatus and methods for multi-die packaging |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/802,943 Active US10211184B2 (en) | 2016-03-24 | 2017-11-03 | Apparatus and methods for multi-die packaging |
Country Status (1)
Country | Link |
---|---|
US (2) | US20170278825A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190295860A1 (en) * | 2016-05-19 | 2019-09-26 | Sencio B.V. | Integrated circuit package and method of manufacturing the same |
US10654709B1 (en) * | 2018-10-30 | 2020-05-19 | Nxp Usa, Inc. | Shielded semiconductor device and lead frame therefor |
US10892229B2 (en) | 2019-04-05 | 2021-01-12 | Nxp Usa, Inc. | Media shield with EMI capability for pressure sensor |
US11139249B2 (en) * | 2019-04-01 | 2021-10-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of forming the same |
US11152068B2 (en) * | 2018-05-11 | 2021-10-19 | Texas Instruments Incorporated | Integrated circuit including vertical capacitors |
US11189557B2 (en) | 2018-07-09 | 2021-11-30 | Nxp Usa, Inc. | Hybrid package |
US11227859B2 (en) * | 2017-09-30 | 2022-01-18 | Intel Corporation | Stacked package with electrical connections created using high throughput additive manufacturing |
CN117133746A (en) * | 2023-10-26 | 2023-11-28 | 成都电科星拓科技有限公司 | Square flat pin-free packaging chip structure for double-sided welding and packaging method |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7986043B2 (en) * | 2006-03-08 | 2011-07-26 | Stats Chippac Ltd. | Integrated circuit package on package system |
US7981702B2 (en) * | 2006-03-08 | 2011-07-19 | Stats Chippac Ltd. | Integrated circuit package in package system |
US8847413B2 (en) * | 2007-01-15 | 2014-09-30 | Stats Chippac Ltd. | Integrated circuit package system with leads having multiple sides exposed |
US7969018B2 (en) * | 2008-07-15 | 2011-06-28 | Infineon Technologies Ag | Stacked semiconductor chips with separate encapsulations |
US20100019362A1 (en) * | 2008-07-23 | 2010-01-28 | Manolito Galera | Isolated stacked die semiconductor packages |
-
2016
- 2016-03-24 US US15/080,162 patent/US20170278825A1/en not_active Abandoned
-
2017
- 2017-11-03 US US15/802,943 patent/US10211184B2/en active Active
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190295860A1 (en) * | 2016-05-19 | 2019-09-26 | Sencio B.V. | Integrated circuit package and method of manufacturing the same |
US10593567B2 (en) * | 2016-05-19 | 2020-03-17 | Sencio B.V. | Integrated circuit package and method of manufacturing the same |
US11227859B2 (en) * | 2017-09-30 | 2022-01-18 | Intel Corporation | Stacked package with electrical connections created using high throughput additive manufacturing |
US11152068B2 (en) * | 2018-05-11 | 2021-10-19 | Texas Instruments Incorporated | Integrated circuit including vertical capacitors |
US11189557B2 (en) | 2018-07-09 | 2021-11-30 | Nxp Usa, Inc. | Hybrid package |
US10654709B1 (en) * | 2018-10-30 | 2020-05-19 | Nxp Usa, Inc. | Shielded semiconductor device and lead frame therefor |
US11139249B2 (en) * | 2019-04-01 | 2021-10-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of forming the same |
US10892229B2 (en) | 2019-04-05 | 2021-01-12 | Nxp Usa, Inc. | Media shield with EMI capability for pressure sensor |
CN117133746A (en) * | 2023-10-26 | 2023-11-28 | 成都电科星拓科技有限公司 | Square flat pin-free packaging chip structure for double-sided welding and packaging method |
Also Published As
Publication number | Publication date |
---|---|
US20180053749A1 (en) | 2018-02-22 |
US10211184B2 (en) | 2019-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10211184B2 (en) | Apparatus and methods for multi-die packaging | |
US6740961B1 (en) | Lead frame design for chip scale package | |
US7556987B2 (en) | Method of fabricating an integrated circuit with etched ring and die paddle | |
US7378298B2 (en) | Method of making stacked die package | |
US9040335B2 (en) | Side vented pressure sensor device | |
US20070164402A1 (en) | Semiconductor package and process for making the same | |
US7714419B2 (en) | Integrated circuit package system with shielding | |
US20150069537A1 (en) | Package-on-package semiconductor sensor device | |
US9297713B2 (en) | Pressure sensor device with through silicon via | |
US20140374848A1 (en) | Semiconductor sensor device with metal lid | |
KR20090033141A (en) | Integrated circuit package system with leadframe array | |
US20100123227A1 (en) | Integrated circuit packaging system with increased connectivity and method of manufacture thereof | |
US9362479B2 (en) | Package-in-package semiconductor sensor device | |
US8536688B2 (en) | Integrated circuit leadframe and fabrication method therefor | |
US11127645B2 (en) | Grounding lids in integrated circuit devices | |
US9134193B2 (en) | Stacked die sensor package | |
US20130208439A1 (en) | Method of forming an electronic package and structure | |
US20150014793A1 (en) | Pressure sensor having down-set flag | |
US9331003B1 (en) | Integrated circuit packaging system with pre-molded leadframe and method of manufacture thereof | |
US7498665B2 (en) | Integrated circuit leadless package system | |
US10068841B2 (en) | Apparatus and methods for multi-die packaging | |
US8969139B2 (en) | Lead frame array package with flip chip die attach | |
US20170081178A1 (en) | Semiconductor device package with seal structure | |
US9034697B2 (en) | Apparatus and methods for quad flat no lead packaging | |
US9508632B1 (en) | Apparatus and methods for stackable packaging |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAKHERA, NISHANT;KALANDAR, NAVAS KHAN ORATTI;SINGH, AKHILESH K.;REEL/FRAME:038096/0236 Effective date: 20160317 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040626/0683 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016;ASSIGNORS:NXP SEMICONDUCTORS USA, INC. (MERGED INTO);FREESCALE SEMICONDUCTOR, INC. (UNDER);SIGNING DATES FROM 20161104 TO 20161107;REEL/FRAME:041414/0883 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |