US20170256632A1 - Finfet and fabrication method thereof - Google Patents
Finfet and fabrication method thereof Download PDFInfo
- Publication number
- US20170256632A1 US20170256632A1 US15/270,992 US201615270992A US2017256632A1 US 20170256632 A1 US20170256632 A1 US 20170256632A1 US 201615270992 A US201615270992 A US 201615270992A US 2017256632 A1 US2017256632 A1 US 2017256632A1
- Authority
- US
- United States
- Prior art keywords
- layer
- layers
- trench
- substrate
- iii
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 69
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 12
- 239000000463 material Substances 0.000 claims abstract description 65
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 238000005530 etching Methods 0.000 claims abstract description 23
- 238000002955 isolation Methods 0.000 claims abstract description 20
- 239000004020 conductor Substances 0.000 claims abstract description 11
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 26
- 239000001301 oxygen Substances 0.000 claims description 26
- 229910052760 oxygen Inorganic materials 0.000 claims description 26
- 238000000151 deposition Methods 0.000 claims description 22
- 230000003647 oxidation Effects 0.000 claims description 9
- 238000007254 oxidation reaction Methods 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 230000001590 oxidative effect Effects 0.000 claims description 8
- 239000007789 gas Substances 0.000 claims description 7
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 6
- 229910000673 Indium arsenide Inorganic materials 0.000 claims description 6
- 239000005380 borophosphosilicate glass Substances 0.000 claims description 6
- 239000005388 borosilicate glass Substances 0.000 claims description 6
- 150000001875 compounds Chemical class 0.000 claims description 6
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 claims description 6
- 239000005360 phosphosilicate glass Substances 0.000 claims description 6
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 5
- 230000005669 field effect Effects 0.000 claims description 5
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 claims description 5
- 229910052681 coesite Inorganic materials 0.000 claims description 4
- 229910052906 cristobalite Inorganic materials 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- 229910052682 stishovite Inorganic materials 0.000 claims description 4
- 229910052905 tridymite Inorganic materials 0.000 claims description 4
- 229910020177 SiOF Inorganic materials 0.000 claims description 3
- 238000001312 dry etching Methods 0.000 claims description 3
- 238000011065 in-situ storage Methods 0.000 claims description 3
- 239000000376 reactant Substances 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 238000001039 wet etching Methods 0.000 claims description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 4
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- 241001673391 Entandrophragma candollei Species 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28264—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being a III-V compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
- H01L29/7854—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection with rounded corners
Definitions
- the present disclosure relates to a FinFET and fabrication method thereof.
- III-V group semiconductor such as GaAs and InAs
- III-V group semiconductor has a higher mobility, such that it can conduct higher drive current. It has been proven that the efficiency of the III-V group MOSFET has risen tremendously and the III-V group MOSFET has low gate leakage current, high channel mobility and high drive current. Therefore, it is feasible to fabricate MOSFET with high efficiency by using III-V group material.
- CMOS Complementary Metal-oxide-semiconductor
- FinFET three-dimension fin field-effect transistor
- the structure of FinFET can perfectly control short-channel effect.
- the drive current of FinFET using III-V group material still needs to be improved.
- an object of the present invention is to provide a fin-shaped field-effect transistor (FinFET) and fabrication method thereof.
- FinFET fin-shaped field-effect transistor
- the fabrication method of a FinFET comprises the following steps: providing a substrate; depositing a shallow trench isolation (STI) layer on the substrate; depositing a plurality of alternative layers of oxygen-containing dielectric layers and insulating layers on the STI layer; forming a trench through the STI layer and the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers by a first etching process; selectively etching the insulating layers of the pluralities of alternative layer in an inner side wall of the trench by a second etching process to make the inner side wall of the trench have a vertical stacked bowls cross-sectional shape; selective epitaxially growing a buffer layer on the substrate in the trench; selective epitaxially growing a III-V group material on the buffer layer in the trench; selectively removing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers; thermal oxidizing the buffer layer to form an oxide-isolation layer between the substrate and the III-V group material; depositing
- STI shallow
- the step of depositing the STI layer on the substrate comprises: a thickness of the STI layer is between 10 nm and 100 nm.
- the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: the material of the oxygen-containing dielectric layers contains SiO 2 , SiOF, SiON or a compound of them.
- the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: a thickness of each oxygen-containing dielectric layer is between 2 nm and 10 nm.
- the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: the material of the insulating layers contains phosphosilicate glass (PSG), borosilicate glass (BSG), borophospho-silicate Glass (BPSG) or a compound of them.
- PSG phosphosilicate glass
- BSG borosilicate glass
- BPSG borophospho-silicate Glass
- the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: a thickness of each insulating layer is between 5 nm and 10 nm.
- the step of selective epitaxially growing the buffer layer on the substrate in the trench comprises: the material of the buffer layer contains GaAs or SiGe.
- the step of selective epitaxially growing the buffer layer on the substrate in the trench comprises: a thickness of the buffer layer is between 10 nm and 100 nm.
- the step of selective epitaxially growing the III-V group material on the buffer layer in the trench comprises: the material of the III-V group material contains InGaAs, InAs or InSb.
- the step of forming the trench through the STI layer and the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers by the first etching process comprises: the first etching process uses a dry-etching method.
- the step of selectively etching the insulating layers of the pluralities of alternative layer in the inner side wall of the trench by the second etching process comprises: the second etching process uses a wet-etching method.
- the step of thermal oxidizing the buffer layer to form the oxide-isolation layer between the substrate and the III-V group material comprises: the thermal oxidizing process of the buffer layer uses an in-situ steam generation (ISSG) oxidation method or a rapid thermal oxidation method.
- ISSG in-situ steam generation
- a reactant gas of the ISSG oxidation method is O 2 or a mixed gas of N 2 O and N 2 .
- a FinFET comprises a substrate; a shallow trench isolation (STI) layer formed on the substrate, wherein the STI layer has a trench; a buffer layer formed on the substrate in the trench; a III-V group material formed on the buffer layer, wherein the III-V group material has a vertical stacked bowls cross-sectional shape; an oxide-isolation layer formed between the substrate and the III-V group material; a high dielectric constant dielectric layer formed on an upper layer of the STI layer and a surrounding of the III-V group material; and a conducting material formed surrounding the high dielectric constant dielectric layer as a gate electrode.
- STI shallow trench isolation
- a thickness of the STI layer is between 10 nm and 100 nm.
- the material of the buffer layer contains GaAs or SiGe.
- a thickness of the buffer layer is between 10 nm and 100 nm.
- the material of the III-V group material contains InGaAs, InAs or InSb.
- FIG. 1 depicts a flow chart of a fabrication method of a FinFET according to one embodiment of the present disclosure
- FIG. 2 depicts a cross-sectional view showing a STI layer and a plurality of alternative layers formed on a substrate according to one embodiment of the present disclosure
- FIG. 3 depicts a cross-sectional view showing a trench formed through the STI layer and the pluralities of alternative layers according to one embodiment of the present disclosure
- FIG. 4 depicts a cross-sectional view showing an inner sidewall of the trench having a vertical stacked bowls cross-sectional shape according to one embodiment of the present disclosure
- FIG. 5 depicts a cross-sectional view showing a buffer layer formed on the substrate in the trench according to one embodiment of the present disclosure
- FIG. 6 depicts a cross-sectional view showing a III-V group material formed on the buffer layer in the trench according to one embodiment of the present disclosure
- FIG. 7 depicts a cross-sectional view showing the III-V group material having a vertical stacked bowls cross-sectional shape after selectively removing the pluralities of alternative layers according to one embodiment of the present disclosure
- FIG. 8 depicts a cross-sectional view showing the oxide-isolation layer formed between the substrate and the III-V group material according to one embodiment of the present disclosure
- FIG. 9 depicts a cross-sectional view showing a high dielectric constant dielectric layer formed on an upper layer of the STI layer and a surrounding of the III-V group material according to one embodiment of the present disclosure.
- FIG. 10 depicts a cross-sectional view showing a conducting material surrounding the high dielectric constant dielectric layer according to one embodiment of the present disclosure.
- FIG. 1 depicts a flow chart of a fabrication method of a FinFET according to one embodiment of the present disclosure
- FIG. 2 to FIG. 10 depict cross-sectional views showing each step respectively according to one embodiment of the present disclosure, in which the method comprises:
- step S 1 Referring to FIG. 2 , providing a substrate 100 .
- the substrate 100 may be a monocrystalline silicon substrate.
- Performing step S 2 Referring to FIG. 2 again, depositing a shallow trench isolation (STI) layer 120 on the substrate 100 .
- the material of the STI layer 120 may contain SiO2.
- a thickness of the STI layer 120 may be between 10 nm and 100 nm.
- Performing step S 3 Referring to FIG. 2 again, depositing a plurality of alternative layers 150 of oxygen-containing dielectric layers 130 and insulating layers 140 on the STI layer 120 .
- the material of the oxygen-containing dielectric layers 130 may contain SiO 2 , SiOF, SiON or a compound of them.
- a thickness of each oxygen-containing dielectric layer 130 may be between 2 nm and 10 nm.
- the material of the insulating layers 140 may contain phosphosilicate glass (PSG), borosilicate glass (BSG), borophospho-silicate Glass (BPSG) or a compound of them.
- a thickness of each insulating layer 140 may be between 5 nm and 10 nm.
- the STI layer 120 , the oxygen-containing dielectric layers 130 and the insulating layers 140 may be deposited by a chemical vapor deposition (CVD) process, a metal-organic chemical vapor deposition (MOCVD), a molecular-beam epitaxy (MBE) process or an atomic layer deposition (ALD) process.
- CVD chemical vapor deposition
- MOCVD metal-organic chemical vapor deposition
- MBE molecular-beam epitaxy
- ALD atomic layer deposition
- Performing step S 4 Referring to FIG. 3 , forming a trench 210 through the STI layer 120 and the pluralities of alternative layers 150 of the oxygen-containing dielectric layers 130 and the insulating layers 140 by a first etching process.
- the first etching process may use a dry-etching method with a mixing gas of Cl 2 and Ar, but it is not limited thereto.
- step S 5 selectively etching the insulating layers 140 of the pluralities of alternative layer 150 in an inner side wall 220 of the trench 210 by a second etching process to make the inner side wall 220 of the trench 210 have a vertical stacked bowls cross-sectional shape.
- the second etching process may use a wet-etching method with a mixed solution of NH 3 and H 2 O, a solution of KOH or a solution of TMAH.
- Performing step S 6 Referring to FIG. 5 , selective epitaxially growing a buffer layer 300 on the substrate 100 in the trench 210 .
- the material of the buffer layer 300 may contain GaAs or SiGe.
- a thickness of the buffer layer 300 may be similar with that of the STI layer 120 , such as between 10 nm and 100 nm.
- step S 7 Referring to FIG. 6 , selective epitaxially growing a III-V group material 400 on the buffer layer 300 in the trench 210 .
- the trench 210 may be filled with the III-V group material 400 .
- the material of the III-V group material 400 may contain InGaAs, InAs or InSb.
- step S 8 Referring to FIG. 7 , selectively removing the pluralities of alternative layers 150 of the oxygen-containing dielectric layers 130 and the insulating layers 140 surrounding the buffer layer 300 and the III-V group material 400 , and then the III-V group material 400 is exposed on the STI layer 120 .
- An un-oxidized buffer layer 300 ′ is formed between the substrate 100 and the oxide-isolation layer 330 .
- the thermal oxidizing process of the buffer layer uses an in-situ steam generation (ISSG) oxidation method or a rapid thermal oxidation method.
- ISSG in-situ steam generation
- a reactant gas of the ISSG oxidation method may be O 2 or a mixed gas of N 2 O and N 2 .
- step S 10 depositing a high dielectric constant (high-K) dielectric layer 500 on an upper layer of the STI layer 120 and a surrounding of the III-V group material 400 to form a gate dielectric layer.
- the material of the high-K dielectric layer 500 may be TiO 2 , HfO 2 or ZrO 2 .
- step S 11 depositing a conducting material 600 surrounding the high-K dielectric layer 500 to form a gate electrode layer.
- the gate electrode layer 600 and the gate dielectric layer 500 are constructed a gate stack.
- the gate stack may be patterned by lithograph and etching.
- the high-K dielectric layer 500 and the conducting material 600 may be deposited by a chemical vapor deposition (CVD) process, a metal-organic chemical vapor deposition (MOCVD), a molecular-beam epitaxy (MBE) process or an atomic layer deposition (ALD) process.
- the method further comprises epitaxially growing or implaning source/drain material on the substrate 100 to form a source/drain electrode of the FinFET.
- the FinFET 1 fabricated by the steps S 1 to S 10 comprises the substrate 100 , the STI layer 120 , the buffer layer 300 ′, the oxide-isolation layer 330 , the III-V group material 400 , the high-K dielectric layer 500 and the conducting material 600 .
- the STI layer 120 is formed on the substrate 100 , in which the STI layer 120 has a trench 210 ′.
- the buffer layer 300 ′ is formed on the substrate 100 in the trench 210 ′.
- the oxide-isolation layer 330 is formed on the buffer layer 300 ′.
- the III-V group material 400 is formed on the oxide-isolation layer 330 .
- the III-V group material 400 has the vertical stacked bowls cross-sectional shape.
- the high-K dielectric layer 500 is formed on an upper layer of the STI layer 120 and a surrounding of the III-V group material 400 as a gate dielectric layer.
- the conducting material 600 is formed surrounding the high-K dielectric layer 500 as a gate electrode layer.
- the source/drain material is on the substrate 100 as the source/drain electrode of the FinFET 1 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
Abstract
Description
- This application claims priority to P.R.C. Patent Application No. 201610120862.7, titled “FinFET and Fabrication Method Thereof,” filed Mar. 3, 2016, with the State Intellectual Property Office of the People's Republic of China (SIPO).
- The present disclosure relates to a FinFET and fabrication method thereof.
- The III-V group semiconductor, such as GaAs and InAs, has a higher mobility, such that it can conduct higher drive current. It has been proven that the efficiency of the III-V group MOSFET has risen tremendously and the III-V group MOSFET has low gate leakage current, high channel mobility and high drive current. Therefore, it is feasible to fabricate MOSFET with high efficiency by using III-V group material.
- Miniaturization of CMOS derives many physical limitations and problems, so that three-dimension fin field-effect transistor (FinFET) is a prospect substitution, which makes the miniaturization of transistor excess the technology node of 10 nm. The structure of FinFET can perfectly control short-channel effect. However, the drive current of FinFET using III-V group material still needs to be improved.
- Thus an object of the present invention is to provide a fin-shaped field-effect transistor (FinFET) and fabrication method thereof.
- To solve above mentioned problems, the fabrication method of a FinFET comprises the following steps: providing a substrate; depositing a shallow trench isolation (STI) layer on the substrate; depositing a plurality of alternative layers of oxygen-containing dielectric layers and insulating layers on the STI layer; forming a trench through the STI layer and the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers by a first etching process; selectively etching the insulating layers of the pluralities of alternative layer in an inner side wall of the trench by a second etching process to make the inner side wall of the trench have a vertical stacked bowls cross-sectional shape; selective epitaxially growing a buffer layer on the substrate in the trench; selective epitaxially growing a III-V group material on the buffer layer in the trench; selectively removing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers; thermal oxidizing the buffer layer to form an oxide-isolation layer between the substrate and the III-V group material; depositing a high dielectric constant dielectric layer on an upper layer of the STI layer and a surrounding of the III-V group material; and depositing a conducting material surrounding the high dielectric constant dielectric layer for forming a gate electrode.
- In an aspect of the present disclosure, the step of depositing the STI layer on the substrate comprises: a thickness of the STI layer is between 10 nm and 100 nm.
- In an aspect of the present disclosure, the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: the material of the oxygen-containing dielectric layers contains SiO2, SiOF, SiON or a compound of them.
- In an aspect of the present disclosure, the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: a thickness of each oxygen-containing dielectric layer is between 2 nm and 10 nm.
- In an aspect of the present disclosure, the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: the material of the insulating layers contains phosphosilicate glass (PSG), borosilicate glass (BSG), borophospho-silicate Glass (BPSG) or a compound of them.
- In an aspect of the present disclosure, the step of depositing the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers comprises: a thickness of each insulating layer is between 5 nm and 10 nm.
- In an aspect of the present disclosure, the step of selective epitaxially growing the buffer layer on the substrate in the trench comprises: the material of the buffer layer contains GaAs or SiGe.
- In an aspect of the present disclosure, the step of selective epitaxially growing the buffer layer on the substrate in the trench comprises: a thickness of the buffer layer is between 10 nm and 100 nm.
- In an aspect of the present disclosure, the step of selective epitaxially growing the III-V group material on the buffer layer in the trench comprises: the material of the III-V group material contains InGaAs, InAs or InSb.
- In an aspect of the present disclosure, the step of forming the trench through the STI layer and the pluralities of alternative layers of the oxygen-containing dielectric layers and the insulating layers by the first etching process comprises: the first etching process uses a dry-etching method.
- In an aspect of the present disclosure, the step of selectively etching the insulating layers of the pluralities of alternative layer in the inner side wall of the trench by the second etching process comprises: the second etching process uses a wet-etching method.
- In an aspect of the present disclosure, the step of thermal oxidizing the buffer layer to form the oxide-isolation layer between the substrate and the III-V group material comprises: the thermal oxidizing process of the buffer layer uses an in-situ steam generation (ISSG) oxidation method or a rapid thermal oxidation method.
- In an aspect of the present disclosure, a reactant gas of the ISSG oxidation method is O2 or a mixed gas of N2O and N2.
- In an exemplary embodiment, a FinFET is provided. The FinFET comprises a substrate; a shallow trench isolation (STI) layer formed on the substrate, wherein the STI layer has a trench; a buffer layer formed on the substrate in the trench; a III-V group material formed on the buffer layer, wherein the III-V group material has a vertical stacked bowls cross-sectional shape; an oxide-isolation layer formed between the substrate and the III-V group material; a high dielectric constant dielectric layer formed on an upper layer of the STI layer and a surrounding of the III-V group material; and a conducting material formed surrounding the high dielectric constant dielectric layer as a gate electrode.
- In an aspect of the present disclosure, a thickness of the STI layer is between 10 nm and 100 nm.
- In an aspect of the present disclosure, the material of the buffer layer contains GaAs or SiGe.
- In an aspect of the present disclosure, a thickness of the buffer layer is between 10 nm and 100 nm.
- In an aspect of the present disclosure, the material of the III-V group material contains InGaAs, InAs or InSb.
- Aforesaid exemplary embodiments are not limited and could be selectively incorporated in other embodiments described herein.
- Exemplary embodiments will be more readily understood from the following detailed description when read in conjunction with the appended drawing, in which:
-
FIG. 1 depicts a flow chart of a fabrication method of a FinFET according to one embodiment of the present disclosure; -
FIG. 2 depicts a cross-sectional view showing a STI layer and a plurality of alternative layers formed on a substrate according to one embodiment of the present disclosure; -
FIG. 3 depicts a cross-sectional view showing a trench formed through the STI layer and the pluralities of alternative layers according to one embodiment of the present disclosure; -
FIG. 4 depicts a cross-sectional view showing an inner sidewall of the trench having a vertical stacked bowls cross-sectional shape according to one embodiment of the present disclosure; -
FIG. 5 depicts a cross-sectional view showing a buffer layer formed on the substrate in the trench according to one embodiment of the present disclosure; -
FIG. 6 depicts a cross-sectional view showing a III-V group material formed on the buffer layer in the trench according to one embodiment of the present disclosure; -
FIG. 7 depicts a cross-sectional view showing the III-V group material having a vertical stacked bowls cross-sectional shape after selectively removing the pluralities of alternative layers according to one embodiment of the present disclosure; -
FIG. 8 depicts a cross-sectional view showing the oxide-isolation layer formed between the substrate and the III-V group material according to one embodiment of the present disclosure; -
FIG. 9 depicts a cross-sectional view showing a high dielectric constant dielectric layer formed on an upper layer of the STI layer and a surrounding of the III-V group material according to one embodiment of the present disclosure; and -
FIG. 10 depicts a cross-sectional view showing a conducting material surrounding the high dielectric constant dielectric layer according to one embodiment of the present disclosure. - The following detailed description in conjunction with the drawings of a complementary nanowire semiconductor device and fabrication method thereof of the present invention represents the preferred embodiments. It should be understood that the skilled in the art can modify the present invention described herein to achieve advantageous effect of the present invention. Therefore, the following description should be understood as well known for the skilled in the art, but should not be considered as a limitation to the present invention.
- The following descriptions in conjunction with the drawings describe a fin-shaped field-effect transistor and fabrication method thereof.
FIG. 1 depicts a flow chart of a fabrication method of a FinFET according to one embodiment of the present disclosure, andFIG. 2 toFIG. 10 depict cross-sectional views showing each step respectively according to one embodiment of the present disclosure, in which the method comprises: - Performing step S1: Referring to
FIG. 2 , providing asubstrate 100. In one embodiment, thesubstrate 100 may be a monocrystalline silicon substrate. - Performing step S2: Referring to
FIG. 2 again, depositing a shallow trench isolation (STI)layer 120 on thesubstrate 100. In one embodiment, the material of theSTI layer 120 may contain SiO2. In one embodiment, a thickness of theSTI layer 120 may be between 10 nm and 100 nm. - Performing step S3: Referring to
FIG. 2 again, depositing a plurality ofalternative layers 150 of oxygen-containingdielectric layers 130 andinsulating layers 140 on theSTI layer 120. In one embodiment, the material of the oxygen-containingdielectric layers 130 may contain SiO2, SiOF, SiON or a compound of them. In one embodiment, a thickness of each oxygen-containingdielectric layer 130 may be between 2 nm and 10 nm. In one embodiment, the material of theinsulating layers 140 may contain phosphosilicate glass (PSG), borosilicate glass (BSG), borophospho-silicate Glass (BPSG) or a compound of them. In one embodiment, a thickness of eachinsulating layer 140 may be between 5 nm and 10 nm. In one embodiment, in step S2 and step S3, theSTI layer 120, the oxygen-containingdielectric layers 130 and theinsulating layers 140 may be deposited by a chemical vapor deposition (CVD) process, a metal-organic chemical vapor deposition (MOCVD), a molecular-beam epitaxy (MBE) process or an atomic layer deposition (ALD) process. - Performing step S4: Referring to
FIG. 3 , forming atrench 210 through theSTI layer 120 and the pluralities ofalternative layers 150 of the oxygen-containingdielectric layers 130 and theinsulating layers 140 by a first etching process. In one embodiment, the first etching process may use a dry-etching method with a mixing gas of Cl2 and Ar, but it is not limited thereto. - Performing step S5: Referring to
FIG. 4 , selectively etching the insulatinglayers 140 of the pluralities ofalternative layer 150 in aninner side wall 220 of thetrench 210 by a second etching process to make theinner side wall 220 of thetrench 210 have a vertical stacked bowls cross-sectional shape. In one embodiment, the second etching process may use a wet-etching method with a mixed solution of NH3 and H2O, a solution of KOH or a solution of TMAH. - Performing step S6: Referring to
FIG. 5 , selective epitaxially growing abuffer layer 300 on thesubstrate 100 in thetrench 210. In one embodiment, the material of thebuffer layer 300 may contain GaAs or SiGe. In one embodiment, a thickness of thebuffer layer 300 may be similar with that of theSTI layer 120, such as between 10 nm and 100 nm. - Performing step S7: Referring to
FIG. 6 , selective epitaxially growing a III-V group material 400 on thebuffer layer 300 in thetrench 210. In one embodiment, thetrench 210 may be filled with the III-V group material 400. In one embodiment, the material of the III-V group material 400 may contain InGaAs, InAs or InSb. - Performing step S8: Referring to
FIG. 7 , selectively removing the pluralities ofalternative layers 150 of the oxygen-containingdielectric layers 130 and the insulatinglayers 140 surrounding thebuffer layer 300 and the III-V group material 400, and then the III-V group material 400 is exposed on theSTI layer 120. - Performing step S9: Referring to
FIG. 8 , thermal oxidizing thebuffer layer 300 to form an oxide-isolation layer 330 between thesubstrate 100 and the III-V group material 400. Anun-oxidized buffer layer 300′ is formed between thesubstrate 100 and the oxide-isolation layer 330. In one embodiment, the thermal oxidizing process of the buffer layer uses an in-situ steam generation (ISSG) oxidation method or a rapid thermal oxidation method. For example, a reactant gas of the ISSG oxidation method may be O2 or a mixed gas of N2O and N2. - Performing step S10: Referring to
FIG. 9 , depositing a high dielectric constant (high-K)dielectric layer 500 on an upper layer of theSTI layer 120 and a surrounding of the III-V group material 400 to form a gate dielectric layer. In one embodiment, the material of the high-K dielectric layer 500 may be TiO2, HfO2 or ZrO2. - Performing step S11: Referring to
FIG. 10 , depositing a conductingmaterial 600 surrounding the high-K dielectric layer 500 to form a gate electrode layer. In one embodiment, thegate electrode layer 600 and thegate dielectric layer 500 are constructed a gate stack. The gate stack may be patterned by lithograph and etching. In one embodiment, in step S9, S10 and step S11, the high-K dielectric layer 500 and the conductingmaterial 600 may be deposited by a chemical vapor deposition (CVD) process, a metal-organic chemical vapor deposition (MOCVD), a molecular-beam epitaxy (MBE) process or an atomic layer deposition (ALD) process. In one embodiment, after step S11, the method further comprises epitaxially growing or implaning source/drain material on thesubstrate 100 to form a source/drain electrode of the FinFET. - Correspondingly, referring to
FIG. 10 again, the FinFET 1 fabricated by the steps S1 to S10 comprises thesubstrate 100, theSTI layer 120, thebuffer layer 300′, the oxide-isolation layer 330, the III-V group material 400, the high-K dielectric layer 500 and the conductingmaterial 600. TheSTI layer 120 is formed on thesubstrate 100, in which theSTI layer 120 has atrench 210′. Thebuffer layer 300′ is formed on thesubstrate 100 in thetrench 210′. The oxide-isolation layer 330 is formed on thebuffer layer 300′. The III-V group material 400 is formed on the oxide-isolation layer 330. The III-V group material 400 has the vertical stacked bowls cross-sectional shape. The high-K dielectric layer 500 is formed on an upper layer of theSTI layer 120 and a surrounding of the III-V group material 400 as a gate dielectric layer. The conductingmaterial 600 is formed surrounding the high-K dielectric layer 500 as a gate electrode layer. Moreover, the source/drain material is on thesubstrate 100 as the source/drain electrode of the FinFET 1. - While various embodiments in accordance with the disclosed principles has been described above, it should be understood that they are presented by way of example only, and are not limiting. Thus, the breadth and scope of exemplary embodiment(s) should not be limited by any of the above-described embodiments, but should be defined only in accordance with the claims and their equivalents issuing from this disclosure. Furthermore, the above advantages and features are provided in described embodiments, but shall not limit the application of such issued claims to processes and structures accomplishing any or all of the above advantages.
- Additionally, the section headings herein are provided for consistency with the suggestions under 37 C.F.R. 1.77 or otherwise to provide organizational cues. These headings shall not limit or characterize the invention(s) set out in any claims that may issue from this disclosure. Specifically, a description of a technology in the “Background” is not to be construed as an admission that technology is prior art to any invention(s) in this disclosure. Furthermore, any reference in this disclosure to “invention” in the singular should not be used to argue that there is only a single point of novelty in this disclosure. Multiple inventions may be set forth according to the limitations of the multiple claims issuing from this disclosure, and such claims accordingly define the invention(s), and their equivalents, that are protected thereby. In all instances, the scope of such claims shall be considered on their own merits in light of this disclosure, but should not be constrained by the headings herein.
Claims (18)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610120862.7A CN107154355B (en) | 2016-03-03 | 2016-03-03 | Fin-shaped field effect transistor and preparation method thereof |
CN201610120862.7 | 2016-03-03 | ||
CN201610120862 | 2016-03-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170256632A1 true US20170256632A1 (en) | 2017-09-07 |
US9773891B1 US9773891B1 (en) | 2017-09-26 |
Family
ID=58766107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/270,992 Active US9773891B1 (en) | 2016-03-03 | 2016-09-20 | FinFET and fabrication method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US9773891B1 (en) |
CN (1) | CN107154355B (en) |
TW (1) | TWI573182B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10665666B2 (en) | 2017-12-08 | 2020-05-26 | International Business Machines Corporation | Method of forming III-V on insulator structure on semiconductor substrate |
US10818753B2 (en) | 2019-03-18 | 2020-10-27 | International Business Machines Corporation | VTFET having a V-shaped groove at the top junction region |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6251737B1 (en) * | 1999-11-04 | 2001-06-26 | United Microelectronics Corp. | Method of increasing gate surface area for depositing silicide material |
US7879659B2 (en) * | 2007-07-17 | 2011-02-01 | Micron Technology, Inc. | Methods of fabricating semiconductor devices including dual fin structures |
US8106459B2 (en) * | 2008-05-06 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US9768305B2 (en) * | 2009-05-29 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gradient ternary or quaternary multiple-gate transistor |
CN104218082B (en) * | 2013-06-04 | 2017-08-25 | 中芯国际集成电路制造(上海)有限公司 | High mobility fin FET and its manufacture method |
CN104282561B (en) * | 2013-07-02 | 2018-11-06 | 中国科学院微电子研究所 | FinFET and preparation method thereof |
CN104779283A (en) * | 2014-01-09 | 2015-07-15 | 中芯国际集成电路制造(上海)有限公司 | FINFET device capable of enhancing gate control and current drive and manufacturing method |
CN104900521B (en) * | 2014-03-04 | 2018-08-10 | 中芯国际集成电路制造(上海)有限公司 | Fin formula field effect transistor and forming method thereof |
CN105336772B (en) * | 2014-05-26 | 2021-11-30 | 中芯国际集成电路制造(上海)有限公司 | Fin type TFET (thin film transistor) and manufacturing method thereof |
US9608116B2 (en) * | 2014-06-27 | 2017-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | FINFETs with wrap-around silicide and method forming the same |
-
2016
- 2016-03-03 CN CN201610120862.7A patent/CN107154355B/en active Active
- 2016-06-15 TW TW105118838A patent/TWI573182B/en active
- 2016-09-20 US US15/270,992 patent/US9773891B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN107154355B (en) | 2020-04-10 |
CN107154355A (en) | 2017-09-12 |
TW201732901A (en) | 2017-09-16 |
TWI573182B (en) | 2017-03-01 |
US9773891B1 (en) | 2017-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10868186B2 (en) | FinFETs with source/drain cladding | |
KR102073395B1 (en) | A method of manufacturing a semiconductor device with separated merged source/drain structure | |
JP7011190B2 (en) | Method for Forming Vertical Transport Fin Field Effect Transistor and Vertical Transport Fin Field Effect Transistor | |
TWI541867B (en) | Selective epitaxially grown iii-v materials based devices | |
US8779475B2 (en) | Semiconductor device and method of manufacturing the same | |
US9614087B1 (en) | Strained vertical field-effect transistor (FET) and method of forming the same | |
KR20160137977A (en) | Selective epitaxially grown iii-v materials based devices | |
TWI675486B (en) | Semiconductor structure and method thereof | |
CN106992154B (en) | Semiconductor device and method for manufacturing the same | |
US9640660B2 (en) | Asymmetrical FinFET structure and method of manufacturing same | |
TW201933613A (en) | Semiconductor devices and methods for fabricating the same | |
TWI749798B (en) | Semiconductor devices and methods for forming the same | |
US9773891B1 (en) | FinFET and fabrication method thereof | |
US9647067B1 (en) | FinFET and fabrication method thereof | |
US9972543B2 (en) | Complementary nanowire semiconductor device and fabrication method thereof | |
CN104167393A (en) | Semiconductor device manufacturing method | |
US10083879B2 (en) | Semiconductor nanowire device and fabrication method thereof | |
KR102543931B1 (en) | Gate-all-around field-effect transistor with tench inner-spacer and manufacturing method thereof | |
RU2752291C2 (en) | Apparatuses based on selectively epitaxially grown iii-v group materials | |
TW202404085A (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ZING SEMICONDUCTOR CORPORATION, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XIAO, DEYUAN;REEL/FRAME:039805/0341 Effective date: 20160914 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |