US20170243646A1 - Device and method for generating random numbers - Google Patents

Device and method for generating random numbers Download PDF

Info

Publication number
US20170243646A1
US20170243646A1 US15/050,324 US201615050324A US2017243646A1 US 20170243646 A1 US20170243646 A1 US 20170243646A1 US 201615050324 A US201615050324 A US 201615050324A US 2017243646 A1 US2017243646 A1 US 2017243646A1
Authority
US
United States
Prior art keywords
reram
elements
random number
signal
impedance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/050,324
Other versions
US9747982B1 (en
Inventor
Lucian Shifren
Robert Campbell Aitken
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ARM Ltd
Original Assignee
ARM Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ARM Ltd filed Critical ARM Ltd
Priority to US15/050,324 priority Critical patent/US9747982B1/en
Assigned to ARM LTD. reassignment ARM LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AITKEN, ROBERT CAMPBELL, SHIFREN, LUCIAN
Priority to CN201780012536.7A priority patent/CN108702362B/en
Priority to PCT/GB2017/050337 priority patent/WO2017144856A1/en
Priority to TW106105678A priority patent/TWI729075B/en
Priority to US15/648,771 priority patent/US9966138B2/en
Publication of US20170243646A1 publication Critical patent/US20170243646A1/en
Application granted granted Critical
Publication of US9747982B1 publication Critical patent/US9747982B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09C—CIPHERING OR DECIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHER PURPOSES INVOLVING THE NEED FOR SECRECY
    • G09C1/00—Apparatus or methods whereby a given sequence of signs, e.g. an intelligible text, is transformed into an unintelligible sequence of signs by transposing the signs or groups of signs or by replacing them by others according to a predetermined system
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/004—Reading or sensing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0059—Security or protection circuits or methods
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
    • H04L9/0866—Generation of secret information including derivation or calculation of cryptographic keys or passwords involving user or device identifiers, e.g. serial number, physical or biometrical information, DNA, hand-signature or measurable physical characteristics
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009—RRAM elements whose operation depends upon chemical change
    • G11C13/0011—RRAM elements whose operation depends upon chemical change comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G11C2013/0092—Write characterized by the shape, e.g. form, length, amplitude of the write pulse
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H04L63/06—Network architectures or network communication protocols for network security for supporting key management in a packet data network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
    • H04L9/0869—Generation of secret information including derivation or calculation of cryptographic keys or passwords involving random numbers or seeds

Definitions

  • the present disclosure relates to random number generators.
  • a random number generator may be understood as a device for generating numbers in a random manner. Random number generators are used in a variety of technical fields. For instance, a random number generator may be implemented in a gaming industry to generate random numbers. In another example, a random number generator may be used in an encryption system to generate random numbers which may then be used as seeds for an encryption algorithm. Such random number generators are typically algorithm-based and are thus, susceptible to attack by malicious third parties. As a result, the security of systems implementing such random number generators is at risk.
  • a device includes one or more resistive random access memory (ReRAM) elements.
  • the device further includes a random number generator configured to generate a random number dependent on an impedance value of the or each ReRAM element.
  • ReRAM resistive random access memory
  • a method for generating random numbers includes applying a programming signal to one or more resistive random access memory (ReRAM) elements.
  • the method further includes determining an impedance value of the or each ReRAM element and generating a random number based on the determined impedance values of the one or more ReRAM elements.
  • ReRAM resistive random access memory
  • the random number generator may be further configured to determine the impedance values at one or more output nodes, each output node being coupled to at least one ReRAM element of the one or more ReRAM elements, wherein an impedance value at each output node depends upon impedance values of the respective at least one ReRAM element.
  • the random number generator may be configured to measure at least one of a current signal, a voltage signal or a time delay at the one or more output nodes to determine the impedance values at the one or more output nodes.
  • the device may further comprise a control circuit configured to provide a programing signal to at least one ReRAM element of the one or more ReRAM elements to configure an impedance state of the at least one ReRAM element.
  • the programing signal may be a voltage signal.
  • the control circuit may be further configured to vary at least one of an amplitude and a pulse width of the programing signal.
  • the or each ReRAM element may comprise one of: a transition metal oxide, a chalcogenide, a perovskite, one or more nanotubes, an amorphous oxide, an amorphous semiconductor, and a polycrystalline semiconductor.
  • the ReRAM element may be any one of the following: a phase change ReRAM, a conductive bridge ReRAM, a transition metal oxide based ReRAM, and a nanotube based ReRAM.
  • the one or more ReRAM elements may be arranged in a matrix configuration. Additionally or alternatively, the one or more ReRAM elements may be arranged in a crosspoint structure configuration. Additionally or alternatively, the one or more ReRAM elements may be arranged in an n-dimensional array.
  • the step of applying the programing signal may comprise varying at least one of an amplitude and a pulse width of the programing signal.
  • the step of determining the impedance value may comprise measuring at least one of a current signal, a voltage signal or a time delay at one or more output nodes, wherein each output node is coupled to at least one ReRAM element.
  • FIG. 1 illustrates an exemplary device for generating random numbers, in accordance with an embodiment
  • FIG. 2 illustrates an exemplary method for generating random numbers, in accordance with an embodiment.
  • a device for generating random numbers comprises one or more resistive random access memory (ReRAM) elements.
  • the one or more ReRAM elements may include any type of ReRAM elements exhibiting stochastic switching behavior. For example, when a programing signal is applied to one of the ReRAM elements to program the ReRAM element to one of a plurality of impedance states, a corresponding impedance value of the ReRAM element is determined according to a stochastic process.
  • the present disclosure exploits this stochastic behavior of ReRAM to generate a random number.
  • the random number is generated using the random (stochastically determined) impedance values of the one or more ReRAM elements.
  • the present techniques exploit the stochastic nature of the physical characteristics of the ReRAM element(s) to generate a random number, prediction of such a random number is highly unlikely. Consequently, overall security and integrity of the random number generator is greatly enhanced.
  • FIG. 1 illustrates an exemplary device 100 for generating random numbers.
  • the device 100 may be implemented in various fields, for example, in user authentication, cryptographic systems, gaming systems, and the like.
  • the device 100 comprises one or more ReRAM elements 102 - 1 , 102 - 2 , 102 - 3 , . . . , 102 -N, collectively referred to as ReRAM elements 102 , a control circuit 104 , and a random number generator 106 .
  • the device 100 may be used to generate an M-bit random number, where M is an integer. Further, M is greater than or equal to one, and is less than or equal to N (the number of ReRAM elements).
  • the ReRAM elements 102 may be arranged to provide one or more output nodes 108 - 1 , 108 - 2 , . . . , 108 -P. In an embodiment, the number of output nodes (P) is equal to M.
  • the ReRAM elements 102 may be arranged in various configurations such as a matrix, a cross-point structure, an n-dimensional array or any other desired configuration. Each ReRAM element 102 - n may be directly or indirectly coupled to one or more of the one or more output nodes 108 .
  • the ReRAM elements 102 may include any one of: a transition metal oxide, a chalcogenide, a perovskite, one or more nanotubes, an amorphous oxide, an amorphous semiconductor, and a polycrystalline semiconductor.
  • the ReRAM elements 102 provided within device 100 may be of the same type or may be of different types.
  • the types of ReRAM elements may include, without limitation, a phase change ReRAM, a conductive bridge ReRAM, a transition metal oxide based ReRAM, a nanotube-based ReRAM, or any type of ReRAM elements exhibiting stochastic switching behavior as described herein.
  • the control circuit 104 is configured to apply a programing signal to at least one ReRAM element 102 - n of the ReRAM elements 102 to program the at least one ReRAM element 102 - n to one impedance state of a plurality of impedance states.
  • the plurality of impedance states includes a high impedance state and a low impedance state.
  • the impedance state may be a resistive state.
  • the control circuit 104 may be configured to program each ReRAM element 102 - n to the same impedance state or to different impedance states, as desired.
  • control circuit 104 may be configured to program the or each ReRAM element 102 - n to the same impedance state or to different impedance states as desired.
  • the programing signal may be set depending upon the type of the or each ReRAM element 102 - n.
  • the at least one ReRAM element 102 - n switches to a corresponding impedance state.
  • the at least one ReRAM element 102 - n exhibits a stochastic switching behavior, the at least one ReRAM element 102 - n attains a random impedance value.
  • the impedance value at the one or more output nodes 108 depends upon impedance values of ReRAM elements connected (directly or indirectly) to a respective one of one or more output nodes 108 , the impedance value at the one or more output node 108 is also random.
  • the random number generator 106 is configured to measure the impedance values at the one or more output nodes 108 .
  • the random number generator 106 measures the impedance values at the one or more output nodes 108 by applying a known current signal to the one or more output nodes 108 and measuring a resulting voltage at the one or more output nodes 108 . Additionally or alternatively, the random number generator 106 measures the impedance values at the one or more output nodes 108 by applying a known voltage signal at the one or more output nodes 108 and measuring a resulting current at the one or more output nodes 108 . In an embodiment, the random number generator 106 measures the impedance values at the one or more output nodes 108 by measuring impedance-dependent time delay values at the one or more output nodes 108 using, for example, an RC circuit.
  • the random number generator 106 is configured to generate a random number based upon the measured impedances at the one or more output nodes 108 using conventional techniques known in the art. The random number thus generated may be used as a seed to generate a further random number, thereby enhancing the randomness of an overall system. As the resulting impedance values at the one or more output nodes 108 are random, a unique random number may be generated each time.
  • the control circuit 104 applies the desired programing signal to the one or more ReRAM elements 102 .
  • each ReRAM element 102 - n attains an impedance value randomly. Consequently, the measured impedance values at the one or more output nodes 108 are different each time. As a result, a unique random number is generated by the random number generator 106 .
  • a degree of randomness of the impedance values of the ReRAM elements 102 depends upon either the amplitude, the pulse width, or both the amplitude and pulse width, of the programing signal. Therefore, according to an embodiment, the control circuit 104 may be configured to vary at least one of the amplitude and the pulse width of the programing signal to alter the degree of randomness of the impedance values of the ReRAM element(s).
  • each ReRAM element may be used individually to generate one random bit. In an embodiment, each ReRAM element may be used individually to generate more than one random bit. In an embodiment, more than one ReRAM element may be used to generate one random bit, since a combination of more than one ReRAM elements exhibits more randomness than that exhibited by a single ReRAM element, thereby enhancing the overall performance of the device 100 . In an embodiment, two or more ReRAM elements are used to generate more than one random bit.
  • a programing signal is applied to the or each ReRAM element of device 100 .
  • the one or more ReRAM elements are capable of being configured into one of a plurality of impedance states, based on the applied programming signal.
  • the plurality of impedance states includes a high impedance state and a low impedance state.
  • the one or more ReRAM elements exhibit stochastic switching behavior. That is, an impedance value of each ReRAM element of the one or more ReRAM elements in a given impedance state is random.
  • the ReRAM elements may be arranged in a defined configuration.
  • the ReRAM elements may be arranged in a matrix.
  • the ReRAM elements may be arranged in a cross-point structure.
  • the ReRAM elements may be arranged in an n-dimensional array.
  • the impedance value of the or each ReRAM element is measured (or otherwise determined) by a random number generator 106 .
  • a random number is generated based on the measured impedance value of the one or more ReRAM elements.
  • impedance values at one or more output nodes may be determined and the random number may be generated based upon the impedance values at the one or more output nodes.
  • the impedance values at the one or more output nodes depend upon the impedance values of the one or more ReRAM elements and the configuration of the one or more ReRAM elements.
  • the impedance values at the one or more output nodes may be determined by applying a known current signal to the one or more output nodes and measuring resulting voltages at the one or more output nodes. In an embodiment, the impedance values at the one or more output nodes may be determined by applying a known voltage signal to the one or more output nodes and measuring resulting currents at the one or more output nodes. In an embodiment, the impedance values at the one or more output nodes may be determined by measuring impedance-dependent time delay values (for example, using an RC circuit) at the one or more output nodes. Other known techniques for determining impedance values may also be used.
  • the generated random number may be used as a seed to generate further random numbers (step S 208 ). This may enhance the randomness of the overall random number generation process.
  • a learning phase may be employed in the process to generate a random number.
  • optimal parameters of the programing signal pulse width and/or amplitude
  • entropy may be measured during the learning phase.
  • the learning phase may be employed after manufacturing of a wafer for simplicity. To take into account chip-to-chip variation, the learning phase may be employed at chip power up. Further, to compensate for temperature and voltage conditions, the learning phase may be employed before generating a set of random numbers.
  • a single learning phase may be employed at any of the stages discussed herein or multiple learning phases may be employed at different stages.
  • the present subject matter enhances security of systems implementing random number generation.
  • the present techniques exploit the stochastic nature of physical characteristics of the one or more ReRAM elements to generate a random number, prediction of such a random number is highly unlikely. Consequently, overall security and integrity of the random number generating device/system is improved. Further, the ReRAM elements exhibit the stochastic behavior at lower voltages, overall power consumption of a random number generating device can also be reduced

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)

Abstract

According to an embodiment of the present disclosure, a device and a method are provided. The device includes one or more resistive random access memory (ReRAM) elements. The device further includes a random number generator configured to generate a random number in dependence on impedance values of the one or more ReRAM elements.

Description

    FIELD OF THE INVENTION
  • The present disclosure relates to random number generators.
    • BACKGROUND
  • A random number generator may be understood as a device for generating numbers in a random manner. Random number generators are used in a variety of technical fields. For instance, a random number generator may be implemented in a gaming industry to generate random numbers. In another example, a random number generator may be used in an encryption system to generate random numbers which may then be used as seeds for an encryption algorithm. Such random number generators are typically algorithm-based and are thus, susceptible to attack by malicious third parties. As a result, the security of systems implementing such random number generators is at risk.
    • SUMMARY
  • According to a first aspect of the present techniques, a device is provided. The device includes one or more resistive random access memory (ReRAM) elements. The device further includes a random number generator configured to generate a random number dependent on an impedance value of the or each ReRAM element.
  • According to a second aspect of the present techniques, a method for generating random numbers is provided. The method includes applying a programming signal to one or more resistive random access memory (ReRAM) elements. The method further includes determining an impedance value of the or each ReRAM element and generating a random number based on the determined impedance values of the one or more ReRAM elements.
  • The following features apply equally to both aspects.
  • The random number generator may be further configured to determine the impedance values at one or more output nodes, each output node being coupled to at least one ReRAM element of the one or more ReRAM elements, wherein an impedance value at each output node depends upon impedance values of the respective at least one ReRAM element.
  • In embodiments, the random number generator may be configured to measure at least one of a current signal, a voltage signal or a time delay at the one or more output nodes to determine the impedance values at the one or more output nodes.
  • In embodiments, the device may further comprise a control circuit configured to provide a programing signal to at least one ReRAM element of the one or more ReRAM elements to configure an impedance state of the at least one ReRAM element. The programing signal may be a voltage signal. In embodiments, the control circuit may be further configured to vary at least one of an amplitude and a pulse width of the programing signal.
  • The or each ReRAM element may comprise one of: a transition metal oxide, a chalcogenide, a perovskite, one or more nanotubes, an amorphous oxide, an amorphous semiconductor, and a polycrystalline semiconductor.
  • The ReRAM element, or at least one of the ReRAM elements, may be any one of the following: a phase change ReRAM, a conductive bridge ReRAM, a transition metal oxide based ReRAM, and a nanotube based ReRAM.
  • In embodiments, the one or more ReRAM elements may be arranged in a matrix configuration. Additionally or alternatively, the one or more ReRAM elements may be arranged in a crosspoint structure configuration. Additionally or alternatively, the one or more ReRAM elements may be arranged in an n-dimensional array.
  • The step of applying the programing signal may comprise varying at least one of an amplitude and a pulse width of the programing signal.
  • The step of determining the impedance value may comprise measuring at least one of a current signal, a voltage signal or a time delay at one or more output nodes, wherein each output node is coupled to at least one ReRAM element.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The techniques are diagrammatically illustrated, by way of example, in the accompanying drawings, in which:
  • FIG. 1 illustrates an exemplary device for generating random numbers, in accordance with an embodiment; and
  • FIG. 2 illustrates an exemplary method for generating random numbers, in accordance with an embodiment.
    •
  • It is to be noted that like reference numerals designate identical or corresponding components throughout the drawings.
    • DETAILED DESCRIPTION
  • Broadly speaking, the present techniques relate to devices and methods for generating random numbers. According to an embodiment, a device for generating random numbers comprises one or more resistive random access memory (ReRAM) elements. The one or more ReRAM elements may include any type of ReRAM elements exhibiting stochastic switching behavior. For example, when a programing signal is applied to one of the ReRAM elements to program the ReRAM element to one of a plurality of impedance states, a corresponding impedance value of the ReRAM element is determined according to a stochastic process. The present disclosure exploits this stochastic behavior of ReRAM to generate a random number. The random number is generated using the random (stochastically determined) impedance values of the one or more ReRAM elements. As the present techniques exploit the stochastic nature of the physical characteristics of the ReRAM element(s) to generate a random number, prediction of such a random number is highly unlikely. Consequently, overall security and integrity of the random number generator is greatly enhanced.
  • Referring now to the drawings, FIG. 1 illustrates an exemplary device 100 for generating random numbers. The device 100 may be implemented in various fields, for example, in user authentication, cryptographic systems, gaming systems, and the like.
  • In an embodiment, the device 100 comprises one or more ReRAM elements 102-1, 102-2, 102-3, . . . , 102-N, collectively referred to as ReRAM elements 102, a control circuit 104, and a random number generator 106. The device 100 may be used to generate an M-bit random number, where M is an integer. Further, M is greater than or equal to one, and is less than or equal to N (the number of ReRAM elements). The ReRAM elements 102 may be arranged to provide one or more output nodes 108-1, 108-2, . . . , 108-P. In an embodiment, the number of output nodes (P) is equal to M. In another embodiment, P is less than M. The ReRAM elements 102 may be arranged in various configurations such as a matrix, a cross-point structure, an n-dimensional array or any other desired configuration. Each ReRAM element 102-n may be directly or indirectly coupled to one or more of the one or more output nodes 108. The ReRAM elements 102 may include any one of: a transition metal oxide, a chalcogenide, a perovskite, one or more nanotubes, an amorphous oxide, an amorphous semiconductor, and a polycrystalline semiconductor. The ReRAM elements 102 provided within device 100 may be of the same type or may be of different types. The types of ReRAM elements may include, without limitation, a phase change ReRAM, a conductive bridge ReRAM, a transition metal oxide based ReRAM, a nanotube-based ReRAM, or any type of ReRAM elements exhibiting stochastic switching behavior as described herein.
  • The control circuit 104 is configured to apply a programing signal to at least one ReRAM element 102-n of the ReRAM elements 102 to program the at least one ReRAM element 102-n to one impedance state of a plurality of impedance states. In an embodiment, the plurality of impedance states includes a high impedance state and a low impedance state. Further, the impedance state may be a resistive state. Where the device 100 comprises at least two ReRAM elements 102, the control circuit 104 may be configured to program each ReRAM element 102-n to the same impedance state or to different impedance states, as desired. Further, during every operation, the control circuit 104 may be configured to program the or each ReRAM element 102-n to the same impedance state or to different impedance states as desired. The programing signal may be set depending upon the type of the or each ReRAM element 102-n.
  • Depending upon the programing signal, the at least one ReRAM element 102-n switches to a corresponding impedance state. As the at least one ReRAM element 102-n exhibits a stochastic switching behavior, the at least one ReRAM element 102-n attains a random impedance value. As the impedance value at the one or more output nodes 108 depends upon impedance values of ReRAM elements connected (directly or indirectly) to a respective one of one or more output nodes 108, the impedance value at the one or more output node 108 is also random. The random number generator 106 is configured to measure the impedance values at the one or more output nodes 108. In an embodiment, the random number generator 106 measures the impedance values at the one or more output nodes 108 by applying a known current signal to the one or more output nodes 108 and measuring a resulting voltage at the one or more output nodes 108. Additionally or alternatively, the random number generator 106 measures the impedance values at the one or more output nodes 108 by applying a known voltage signal at the one or more output nodes 108 and measuring a resulting current at the one or more output nodes 108. In an embodiment, the random number generator 106 measures the impedance values at the one or more output nodes 108 by measuring impedance-dependent time delay values at the one or more output nodes 108 using, for example, an RC circuit. Other known techniques for measuring impedance values may also be used. Further, the random number generator 106 is configured to generate a random number based upon the measured impedances at the one or more output nodes 108 using conventional techniques known in the art. The random number thus generated may be used as a seed to generate a further random number, thereby enhancing the randomness of an overall system. As the resulting impedance values at the one or more output nodes 108 are random, a unique random number may be generated each time.
  • Each time a random number needs to be generated, the control circuit 104 applies the desired programing signal to the one or more ReRAM elements 102. Depending upon the programing signal, each ReRAM element 102-n attains an impedance value randomly. Consequently, the measured impedance values at the one or more output nodes 108 are different each time. As a result, a unique random number is generated by the random number generator 106.
  • In an embodiment, a degree of randomness of the impedance values of the ReRAM elements 102 depends upon either the amplitude, the pulse width, or both the amplitude and pulse width, of the programing signal. Therefore, according to an embodiment, the control circuit 104 may be configured to vary at least one of the amplitude and the pulse width of the programing signal to alter the degree of randomness of the impedance values of the ReRAM element(s).
  • In an embodiment, each ReRAM element may be used individually to generate one random bit. In an embodiment, each ReRAM element may be used individually to generate more than one random bit. In an embodiment, more than one ReRAM element may be used to generate one random bit, since a combination of more than one ReRAM elements exhibits more randomness than that exhibited by a single ReRAM element, thereby enhancing the overall performance of the device 100. In an embodiment, two or more ReRAM elements are used to generate more than one random bit.
  • Methods for generating random numbers are now described in detail with reference to the FIG. 2. As such, the depicted order and labeled steps are indicative of one embodiment of the presented method. Other steps and methods may be conceived that are equivalent in function, logic, or effect of one or more steps or portions thereof, of the illustrated method. Additionally, the format and symbols employed are provided to explain the logical steps of the method and are understood not to limit the scope of the method.
  • Referring to the FIG. 2, an exemplary method 200 for generating random numbers is illustrated. At step S202, a programing signal is applied to the or each ReRAM element of device 100. The one or more ReRAM elements are capable of being configured into one of a plurality of impedance states, based on the applied programming signal. In an embodiment, the plurality of impedance states includes a high impedance state and a low impedance state. Further, the one or more ReRAM elements exhibit stochastic switching behavior. That is, an impedance value of each ReRAM element of the one or more ReRAM elements in a given impedance state is random.
  • In an embodiment, the ReRAM elements may be arranged in a defined configuration. For example, the ReRAM elements may be arranged in a matrix. In another example, the ReRAM elements may be arranged in a cross-point structure. In yet another example, the ReRAM elements may be arranged in an n-dimensional array.
  • At step S204, the impedance value of the or each ReRAM element is measured (or otherwise determined) by a random number generator 106. At step S206, a random number is generated based on the measured impedance value of the one or more ReRAM elements. In an embodiment, impedance values at one or more output nodes may be determined and the random number may be generated based upon the impedance values at the one or more output nodes. The impedance values at the one or more output nodes depend upon the impedance values of the one or more ReRAM elements and the configuration of the one or more ReRAM elements. In an embodiment, the impedance values at the one or more output nodes may be determined by applying a known current signal to the one or more output nodes and measuring resulting voltages at the one or more output nodes. In an embodiment, the impedance values at the one or more output nodes may be determined by applying a known voltage signal to the one or more output nodes and measuring resulting currents at the one or more output nodes. In an embodiment, the impedance values at the one or more output nodes may be determined by measuring impedance-dependent time delay values (for example, using an RC circuit) at the one or more output nodes. Other known techniques for determining impedance values may also be used.
  • Optionally, the generated random number may be used as a seed to generate further random numbers (step S208). This may enhance the randomness of the overall random number generation process.
  • Optionally, in embodiments, a learning phase may be employed in the process to generate a random number. In the learning phase, optimal parameters of the programing signal (pulse width and/or amplitude) to achieve a desired randomness may be determined using conventional testing methods (step S201). Further, entropy may be measured during the learning phase. The learning phase may be employed after manufacturing of a wafer for simplicity. To take into account chip-to-chip variation, the learning phase may be employed at chip power up. Further, to compensate for temperature and voltage conditions, the learning phase may be employed before generating a set of random numbers. A single learning phase may be employed at any of the stages discussed herein or multiple learning phases may be employed at different stages.
  • Thus, the present subject matter enhances security of systems implementing random number generation. As the present techniques exploit the stochastic nature of physical characteristics of the one or more ReRAM elements to generate a random number, prediction of such a random number is highly unlikely. Consequently, overall security and integrity of the random number generating device/system is improved. Further, the ReRAM elements exhibit the stochastic behavior at lower voltages, overall power consumption of a random number generating device can also be reduced
  • The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.

Claims (17)

1. A device comprising:
one or more resistive random access memory (ReRAM) elements;
a random number generator configured to generate a random number dependent on an impedance value of the or each ReRAM element; and
a control circuit configured to provide a programing signal to at least one ReRAM element of the one or more ReRAM elements to configure an impedance value of the at least one ReRAM element, wherein the control circuit is further configured to vary at least an amplitude of the programming signal or a pulse width of the programing signal, or a combination thereof, to alter a degree of randomness of impedance values of the one or more ReRAM elements.
2. The device of claim 1, wherein the random number generator is further configured to determine the impedance values at one or more output nodes, each output node being coupled to at least one ReRAM element of the one or more ReRAM elements, wherein an impedance value at each output node depends, at least in part, upon impedance values of the respective at least one ReRAM element.
3. The device of claim 2, wherein the random number generator is configured to measure a current signal, a voltage signal or a time delay, or a combination thereof, at the one or more output nodes to determine the impedance values at the one or more output nodes.
4. (canceled)
5. The device of claim 1, wherein the programing signal comprises a voltage signal.
6. (canceled)
7. The device of claim 1, wherein the at least one of the one or more ReRAM elements comprises a transition metal oxide, a chalcogenide, a perovskite, one or more nanotubes, an amorphous oxide, an amorphous semiconductor or a polycrystalline semiconductor, or a combination thereof.
8. The device of claim 1, wherein at least one of the one or more ReRAM elements comprises a phase change Re RAM.
9. The device of claim 1, wherein at least one of the one or more ReRAM elements comprises a conductive bridge ReRAM.
10. The device of claim 1, wherein at least one of the one or more ReRAM elements comprises a transition metal oxide based Re RAM.
11. The device of claim 1, wherein at least one of the one or more ReRAM elements comprises a nanotube based ReRAM.
12. The device of claim 1, wherein the one or more ReRAM elements are arranged in a matrix configuration.
13. The device of claim 1, wherein the one or more ReRAM elements are arranged in a crosspoint structure configuration.
14. The system of claim 1, wherein the one or more ReRAM elements are arranged in an n-dimensional array.
15. A method for generating random numbers, the method comprising:
applying a programing signal to one or more resistive random access memory (ReRAM) elements;
determining an impedance value of the or each ReRAM element; and
generating a random number based on the determined impedance value of the one or more ReRAM elements,
wherein applying the programing signal comprises varying an amplitude of the programming signal or a pulse width of the programing signal, or a combination thereof, to alter a degree of randomness of the impedance values of the one or more ReRAM elements.
16. (canceled)
17. The method of claim 15, wherein determining the impedance value comprises measuring at least one of a current signal, a voltage signal or a time delay at one or more output nodes, wherein each output node is coupled to at least one ReRAM element.
US15/050,324 2016-02-22 2016-02-22 Device and method for generating random numbers Active US9747982B1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US15/050,324 US9747982B1 (en) 2016-02-22 2016-02-22 Device and method for generating random numbers
CN201780012536.7A CN108702362B (en) 2016-02-22 2017-02-09 Apparatus and method for generating random number
PCT/GB2017/050337 WO2017144856A1 (en) 2016-02-22 2017-02-09 Device and method for generating random numbers
TW106105678A TWI729075B (en) 2016-02-22 2017-02-21 Device and method for generating random numbers
US15/648,771 US9966138B2 (en) 2016-02-22 2017-07-13 Device and method for generating random numbers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15/050,324 US9747982B1 (en) 2016-02-22 2016-02-22 Device and method for generating random numbers

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/648,771 Continuation US9966138B2 (en) 2016-02-22 2017-07-13 Device and method for generating random numbers

Publications (2)

Publication Number Publication Date
US20170243646A1 true US20170243646A1 (en) 2017-08-24
US9747982B1 US9747982B1 (en) 2017-08-29

Family

ID=58094458

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/050,324 Active US9747982B1 (en) 2016-02-22 2016-02-22 Device and method for generating random numbers
US15/648,771 Active US9966138B2 (en) 2016-02-22 2017-07-13 Device and method for generating random numbers

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/648,771 Active US9966138B2 (en) 2016-02-22 2017-07-13 Device and method for generating random numbers

Country Status (4)

Country Link
US (2) US9747982B1 (en)
CN (1) CN108702362B (en)
TW (1) TWI729075B (en)
WO (1) WO2017144856A1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9899083B1 (en) 2016-11-01 2018-02-20 Arm Ltd. Method, system and device for non-volatile memory device operation with low power high speed and high density
US9966138B2 (en) * 2016-02-22 2018-05-08 Arm Ltd. Device and method for generating random numbers
US10083748B2 (en) 2015-08-13 2018-09-25 Arm Ltd. Method, system and device for non-volatile memory device operation
US10217937B2 (en) 2015-09-10 2019-02-26 Arm Ltd. Asymmetric correlated electron switch operation
US10224099B1 (en) 2018-02-06 2019-03-05 Arm Ltd. Method, system and device for error correction in reading memory devices
US10229731B1 (en) 2017-10-11 2019-03-12 Arm Ltd. Method, system and circuit for staggered boost injection
US10714175B2 (en) 2017-10-10 2020-07-14 ARM, Ltd. Method, system and device for testing correlated electron switch (CES) devices
US20220357423A1 (en) * 2021-04-29 2022-11-10 Qualcomm Incorporated Phase based search procedure for radar detection
US12130377B2 (en) * 2021-04-29 2024-10-29 Qualcomm Incorporated Phase based search procedure for radar detection

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10797238B2 (en) 2016-01-26 2020-10-06 Arm Ltd. Fabricating correlated electron material (CEM) devices
US10910079B2 (en) * 2016-05-09 2021-02-02 Intrinsic Id B.V. Programming device arranged to obtain and store a random bit string in a memory device
US10276795B2 (en) 2016-08-15 2019-04-30 Arm Ltd. Fabrication of correlated electron material film via exposure to ultraviolet energy
US9978942B2 (en) 2016-09-20 2018-05-22 Arm Ltd. Correlated electron switch structures and applications
US9997242B2 (en) 2016-10-14 2018-06-12 Arm Ltd. Method, system and device for non-volatile memory device state detection
US10002669B1 (en) 2017-05-10 2018-06-19 Arm Ltd. Method, system and device for correlated electron switch (CES) device operation
US10211398B2 (en) 2017-07-03 2019-02-19 Arm Ltd. Method for the manufacture of a correlated electron material device
US11137919B2 (en) 2017-10-30 2021-10-05 Arm Ltd. Initialisation of a storage device
US10580489B2 (en) 2018-04-23 2020-03-03 Arm Ltd. Method, system and device for complementary impedance states in memory bitcells
US10741246B2 (en) 2018-04-23 2020-08-11 Arm Limited Method, system and device for integration of volatile and non-volatile memory bitcells
US10607659B2 (en) 2018-04-23 2020-03-31 Arm Limited Method, system and device for integration of bitcells in a volatile memory array and bitcells in a non-volatile memory array
US10971229B2 (en) 2018-04-23 2021-04-06 Arm Limited Method, system and device for integration of volatile and non-volatile memory bitcells
US11011227B2 (en) 2018-06-15 2021-05-18 Arm Ltd. Method, system and device for non-volatile memory device operation
TWI709166B (en) 2019-10-05 2020-11-01 華邦電子股份有限公司 Resistive random access memory array and manufacturing method thereof
US11856798B2 (en) 2022-03-01 2023-12-26 International Business Machines Corporation Resistive random-access memory random number generator

Family Cites Families (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7298640B2 (en) 2004-05-03 2007-11-20 Symetrix Corporation 1T1R resistive memory array with chained structure
JP2006114087A (en) * 2004-10-13 2006-04-27 Sony Corp Storage device and semiconductor device
US7639523B2 (en) 2006-11-08 2009-12-29 Symetrix Corporation Stabilized resistive switching memory
US7778063B2 (en) 2006-11-08 2010-08-17 Symetrix Corporation Non-volatile resistance switching memories and methods of making same
US7872900B2 (en) 2006-11-08 2011-01-18 Symetrix Corporation Correlated electron memory
US20080107801A1 (en) 2006-11-08 2008-05-08 Symetrix Corporation Method of making a variable resistance memory
US8566377B2 (en) * 2008-05-23 2013-10-22 Agere Systems Llc Secure random number generator
KR101563647B1 (en) * 2009-02-24 2015-10-28 삼성전자주식회사 Memory system and data processing method thereof
TWI496075B (en) * 2010-06-03 2015-08-11 Univ Michigan Randomized value generation
US8441839B2 (en) * 2010-06-03 2013-05-14 Panasonic Corporation Cross point variable resistance nonvolatile memory device
EP2693370B1 (en) * 2011-03-31 2016-08-17 ICTK Co., Ltd. Apparatus and method for generating a digital value
JP5813380B2 (en) * 2011-06-03 2015-11-17 株式会社東芝 Semiconductor memory device
KR101811298B1 (en) * 2011-12-28 2017-12-27 삼성전자주식회사 Seed controller which provide a randomizer with a seed and a memory controller having the seed controller
US8816719B2 (en) 2012-04-26 2014-08-26 Symetrix Corporation Re-programmable antifuse FPGA utilizing resistive CeRAM elements
KR102083271B1 (en) 2012-07-31 2020-03-02 삼성전자주식회사 Flash memory system generating random number using physical characteristic of flash memory and random number generating method thereof
KR102013841B1 (en) * 2012-08-06 2019-08-23 삼성전자주식회사 Method of managing key for secure storage of data, and and apparatus there-of
KR102031661B1 (en) * 2012-10-23 2019-10-14 삼성전자주식회사 Data storage device and controller, and operation method of data storage device
US20160028544A1 (en) 2012-11-15 2016-01-28 Elwha Llc Random number generator functions in memory
JP5689569B2 (en) * 2013-02-01 2015-03-25 パナソニックＩｐマネジメント株式会社 Nonvolatile memory device
US20140268994A1 (en) * 2013-03-14 2014-09-18 United States Of America As Represented By The Secretary Of The Air Force Write-Time Based Memristive Physical Unclonable Function
KR102014375B1 (en) * 2013-04-05 2019-08-26 에스케이하이닉스 주식회사 Semiconductor device and electronic device including the same
KR102112115B1 (en) * 2013-04-17 2020-05-18 삼성전자주식회사 Semiconductor memory device and data programming method thereof
US9304741B2 (en) * 2013-04-22 2016-04-05 Omnivision Technologies, Inc. Apparatus, method and system for random number generation
JP6380804B2 (en) * 2014-04-16 2018-08-29 パナソニックＩｐマネジメント株式会社 Random number processing apparatus and random number processing method
JP6388235B2 (en) 2014-05-21 2018-09-12 パナソニックＩｐマネジメント株式会社 Data generating apparatus and data generating method
JP6617924B2 (en) * 2015-06-18 2019-12-11 パナソニックＩｐマネジメント株式会社 Non-volatile memory device and integrated circuit card having tamper resistance, non-volatile memory device authentication method, and individual identification information generation method
JP6587188B2 (en) * 2015-06-18 2019-10-09 パナソニックＩｐマネジメント株式会社 Random number processing apparatus, integrated circuit card, and random number processing method
US9735766B2 (en) 2015-07-31 2017-08-15 Arm Ltd. Correlated electron switch
US9748943B2 (en) 2015-08-13 2017-08-29 Arm Ltd. Programmable current for correlated electron switch
US9514814B1 (en) 2015-08-13 2016-12-06 Arm Ltd. Memory write driver, method and system
US9851738B2 (en) 2015-08-13 2017-12-26 Arm Ltd. Programmable voltage reference
US9558819B1 (en) 2015-08-13 2017-01-31 Arm Ltd. Method, system and device for non-volatile memory device operation
US10096361B2 (en) 2015-08-13 2018-10-09 Arm Ltd. Method, system and device for non-volatile memory device operation
US9996479B2 (en) * 2015-08-17 2018-06-12 Micron Technology, Inc. Encryption of executables in computational memory
US10056143B2 (en) 2015-09-08 2018-08-21 Arm Ltd. Correlated electron switch programmable fabric
US9755146B2 (en) 2015-09-10 2017-09-05 ARM, Ltd. Asymmetric correlated electron switch operation
US9548118B1 (en) 2015-09-22 2017-01-17 Arm Ltd. Method, system and device for complementary non-volatile memory device operation
US9589636B1 (en) 2015-09-22 2017-03-07 Arm Ltd. Method, system and device for complementary non-volatile memory device operation
US10147879B2 (en) 2015-09-30 2018-12-04 Arm Ltd. Multiple impedance correlated electron switch fabric
US9979385B2 (en) 2015-10-05 2018-05-22 Arm Ltd. Circuit and method for monitoring correlated electron switches
US10719236B2 (en) 2015-11-20 2020-07-21 Arm Ltd. Memory controller with non-volatile buffer for persistent memory operations
US9735360B2 (en) 2015-12-22 2017-08-15 Arm Ltd. Access devices to correlated electron switch
US9773550B2 (en) 2015-12-22 2017-09-26 Arm Ltd. Circuit and method for configurable impedance array
US9734895B2 (en) 2015-12-22 2017-08-15 Arm Ltd. Latching device and method
US9621161B1 (en) 2015-12-28 2017-04-11 Arm Ltd. Method and circuit for detection of a fault event
US20170237001A1 (en) 2016-02-17 2017-08-17 Arm Ltd. Fabrication of correlated electron material devices comprising nitrogen
US20170213960A1 (en) 2016-01-26 2017-07-27 Arm Ltd. Fabrication and operation of correlated electron material devices
US9627615B1 (en) 2016-01-26 2017-04-18 Arm Ltd. Fabrication of correlated electron material devices
US10170700B2 (en) 2016-02-19 2019-01-01 Arm Ltd. Fabrication of correlated electron material devices method to control carbon
US20170244027A1 (en) 2016-02-19 2017-08-24 Arm Ltd. Method providing for a storage element
US9747982B1 (en) * 2016-02-22 2017-08-29 Arm Ltd. Device and method for generating random numbers
US9786370B2 (en) 2016-02-23 2017-10-10 Arm Ltd. CES-based latching circuits
US9805777B2 (en) 2016-02-24 2017-10-31 Arm Ltd. Sense amplifier
US9660189B1 (en) 2016-02-29 2017-05-23 Arm Ltd. Barrier layer for correlated electron material

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10083748B2 (en) 2015-08-13 2018-09-25 Arm Ltd. Method, system and device for non-volatile memory device operation
US10217937B2 (en) 2015-09-10 2019-02-26 Arm Ltd. Asymmetric correlated electron switch operation
US10763433B2 (en) 2015-09-10 2020-09-01 Arm Limited Asymmetric correlated electron switch operation
US9966138B2 (en) * 2016-02-22 2018-05-08 Arm Ltd. Device and method for generating random numbers
US9899083B1 (en) 2016-11-01 2018-02-20 Arm Ltd. Method, system and device for non-volatile memory device operation with low power high speed and high density
US10504593B2 (en) 2016-11-01 2019-12-10 Arm Ltd. Method, system and device for non-volatile memory device operation with low power, high speed and high density
US10714175B2 (en) 2017-10-10 2020-07-14 ARM, Ltd. Method, system and device for testing correlated electron switch (CES) devices
US10229731B1 (en) 2017-10-11 2019-03-12 Arm Ltd. Method, system and circuit for staggered boost injection
US10224099B1 (en) 2018-02-06 2019-03-05 Arm Ltd. Method, system and device for error correction in reading memory devices
US20220357423A1 (en) * 2021-04-29 2022-11-10 Qualcomm Incorporated Phase based search procedure for radar detection
US12130377B2 (en) * 2021-04-29 2024-10-29 Qualcomm Incorporated Phase based search procedure for radar detection

Also Published As

Publication number Publication date
US20170372783A1 (en) 2017-12-28
CN108702362B (en) 2021-12-14
TWI729075B (en) 2021-06-01
TW201732541A (en) 2017-09-16
WO2017144856A1 (en) 2017-08-31
US9747982B1 (en) 2017-08-29
CN108702362A (en) 2018-10-23
US9966138B2 (en) 2018-05-08

Similar Documents

Publication Publication Date Title
US9966138B2 (en) Device and method for generating random numbers
Rose et al. Foundations of memristor based PUF architectures
Gao et al. Physical unclonable function exploiting sneak paths in resistive cross-point array
US20180316493A1 (en) Memristive security hash function
Sahay et al. Recent trends in hardware security exploiting hybrid CMOS-resistive memory circuits
Chen et al. Exploiting resistive cross-point array for compact design of physical unclonable function
Rose et al. Performance analysis of a memristive crossbar PUF design
WO2018175973A1 (en) Physical unclonable functions with copper-silicon oxide programmable metallization cells
US20140268994A1 (en) Write-Time Based Memristive Physical Unclonable Function
KR101359783B1 (en) System for physical unclonable function based on mismatching load resistor component
JP2009545908A (en) Apparatus and method for generating a bit string
Kumar et al. Switching-time dependent PUF using STT-MRAM
EP3491777A1 (en) Generating a unique response to a challenge
Arafin et al. A survey on memristor modeling and security applications
Mahmoodi et al. Experimental demonstrations of security primitives with nonvolatile memories
US8680906B1 (en) Hardware based random number generator
Azriel et al. Towards a memristive hardware secure hash function (memhash)
KR101593164B1 (en) True random number generator using resistance random access memory and operating method thereof
Kim et al. Predictive analysis of 3D ReRAM-based PUF for securing the Internet of Things
Yang et al. The applications of NVM technology in hardware security
Carboni et al. Applications of resistive switching memory as hardware security primitive
Singh et al. Hardware security primitives using passive rram crossbar array: Novel trng and puf designs
Shaik et al. Statistical analysis of arbiter physical unclonable functions using reliable and secure transmission gates
Potteiger et al. A one Zener diode, one memristor crossbar architecture for a write-time-based PUF
Nili et al. Highly-secure physically unclonable cryptographic primitives using nonlinear conductance and analog state tuning in memristive crossbar arrays

Legal Events

Date Code Title Description
AS Assignment

Owner name: ARM LTD., UNITED KINGDOM

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIFREN, LUCIAN;AITKEN, ROBERT CAMPBELL;SIGNING DATES FROM 20160224 TO 20160229;REEL/FRAME:038805/0900

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4