US20170229420A1 - Techniques and configurations to control movement and position of surface mounted electrical devices - Google Patents

Techniques and configurations to control movement and position of surface mounted electrical devices Download PDF

Info

Publication number
US20170229420A1
US20170229420A1 US15/495,581 US201715495581A US2017229420A1 US 20170229420 A1 US20170229420 A1 US 20170229420A1 US 201715495581 A US201715495581 A US 201715495581A US 2017229420 A1 US2017229420 A1 US 2017229420A1
Authority
US
United States
Prior art keywords
heel
electrical contact
foot
heel portion
profile shape
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/495,581
Other versions
US10186497B2 (en
Inventor
Mark D. Summers
Kuang C. Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US15/495,581 priority Critical patent/US10186497B2/en
Publication of US20170229420A1 publication Critical patent/US20170229420A1/en
Application granted granted Critical
Publication of US10186497B2 publication Critical patent/US10186497B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/0008Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016Brazing of electronic components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/008Soldering within a furnace
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147Semiconductor insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70Coupling devices
    • H01R12/7076Coupling devices for connection between PCB and component, e.g. display
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70Coupling devices
    • H01R12/71Coupling devices for rigid printing circuits or like structures
    • H01R12/712Coupling devices for rigid printing circuits or like structures co-operating with the surface of the printed circuit or with a coupling device exclusively provided on the surface of the printed circuit
    • H01R12/716Coupling device provided on the PCB
    • H01R12/718Contact members provided on the PCB without an insulating housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/02Contact members
    • H01R13/22Contacts for co-operating by abutting
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • H05K3/3426Leaded components characterised by the leads
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/38Conductors
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/40Semiconductor devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13023Disposition the whole bump connector protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16153Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/16155Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation
    • H01L2224/1616Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation the bump connector connecting to a pin of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81143Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15323Connection portion the connection portion being formed on the die mounting surface of the substrate being a land array, e.g. LGA
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10325Sockets, i.e. female type connectors comprising metallic connector elements integrated in, or bonded to a common dielectric support
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • Embodiments of the present disclosure generally relate to the field of integrated circuits, and more particularly, to techniques and configurations to control movement and position of surface mounted electrical devices.
  • solder reflow process may be used to form solder joints between corresponding electrical contacts on a socket assembly and a circuit board.
  • Emerging socket assemblies may include multiple, discrete components that are coupled with the circuit board by solder joints.
  • molten solderable material may wick or wet the electrical contact surfaces of the socket assembly or circuit board in a manner that causes repositioning between the individual components of the socket assembly relative to one another. The repositioning may cause misalignment between the socket assembly components and the circuit board resulting in solder joint defects such failure to make electrical contact between the socket assembly and the circuit board.
  • FIG. 1 schematically illustrates a perspective view of an example integrated circuit (IC) package assembly, in accordance with some embodiments.
  • IC integrated circuit
  • FIG. 2 schematically illustrates a top view of an IC package assembly, in accordance with some embodiments.
  • FIG. 3 schematically illustrates a cross-section side view of a substrate with electrical contacts, in accordance with some embodiments.
  • FIGS. 4 a -4 b schematically illustrate a cross-section side view of position of an electrical contact relative to solderable material during solder joint formation, in accordance with some embodiments.
  • FIGS. 5 a -5 b schematically illustrate a cross-section side view of position of an electrical contact relative to solderable material during solder joint formation, in accordance with some embodiments.
  • FIG. 6 schematically illustrates a bottom view of position of an electrical contact relative to solderable material during solder joint formation, in accordance with some embodiments.
  • FIG. 7 schematically illustrates a flow diagram for a method of fabricating an IC package assembly, in accordance with some embodiments.
  • FIG. 8 schematically illustrates a computing device that includes an IC package assembly as described herein, in accordance with some embodiments.
  • Embodiments of the present disclosure describe techniques and configurations to control movement and position of surface mounted electrical devices.
  • various aspects of the illustrative implementations will be described using terms commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art.
  • embodiments of the present disclosure may be practiced with only some of the described aspects.
  • specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the illustrative implementations.
  • embodiments of the present disclosure may be practiced without the specific details.
  • well-known features are omitted or simplified in order not to obscure the illustrative implementations.
  • phrase “A and/or B” means (A), (B), or (A and B).
  • phrase “A, B, and/or C” means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B and C).
  • Coupled may mean one or more of the following. “Coupled” may mean that two or more elements are in direct physical or electrical contact. However, “coupled” may also mean that two or more elements indirectly contact each other, but yet still cooperate or interact with each other, and may mean that one or more other elements are coupled or connected between the elements that are said to be coupled with each other.
  • directly coupled may mean that two or more elements are in direct contact.
  • the phrase “a first feature formed, deposited, or otherwise disposed on a second feature,” may mean that the first feature is formed, deposited, or disposed over the second feature, and at least a part of the first feature may be in direct contact (e.g., direct physical and/or electrical contact) or indirect contact (e.g., having one or more other features between the first feature and the second feature) with at least a part of the second feature.
  • direct contact e.g., direct physical and/or electrical contact
  • indirect contact e.g., having one or more other features between the first feature and the second feature
  • module may refer to, be part of, or include an Application Specific Integrated Circuit (ASIC), an electronic circuit, a system-on-chip (SoC), a processor (shared, dedicated, or group) and/or memory (shared, dedicated, or group) that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
  • ASIC Application Specific Integrated Circuit
  • SoC system-on-chip
  • processor shared, dedicated, or group
  • memory shared, dedicated, or group
  • FIG. 1 schematically illustrates a perspective view of an example integrated circuit (IC) package assembly 100 , in accordance with some embodiments.
  • the IC package assembly 100 may include a socket assembly 104 coupled with a circuit board or other suitable electronic substrate (“hereinafter circuit board 102 ”).
  • the IC package assembly 100 may further include a die or die package (hereinafter “die package 106 ”) electrically coupled with the circuit board 102 through the socket assembly 104 .
  • die package 106 die or die package
  • the socket assembly 104 may include, for example, a land-grid array (LGA) socket having an array of electrical contacts that are configured to route electrical signals between the die package 106 and the circuit board 102 .
  • the electrical contacts of the socket assembly 104 may comport with embodiments described herein.
  • the electrical contacts of the socket assembly may comport with embodiments described in connection with FIGS. 5 a - b and FIG. 6 to control movement and position of the socket assembly 104 relative to the circuit board 102 .
  • the socket assembly 104 may comport with embodiments described in connection with FIGS. 2-3 .
  • the circuit board 102 may be a printed circuit board (PCB) composed of an electrically insulative material such as an epoxy laminate.
  • the circuit board 102 may include electrically insulating layers composed of materials such as, for example, polytetrafluoroethylene, phenolic cotton paper materials such as Flame Retardant 4 (FR-4), FR-1, cotton paper and epoxy materials such as CEM-1 or CEM-3, or woven glass materials that are laminated together using an epoxy resin prepreg material.
  • Interconnect structures such as traces, trenches, vias may be formed through the electrically insulating layers to route the electrical signals of the die package 106 through the circuit board 102 .
  • the circuit board 102 may be composed of other suitable materials in other embodiments.
  • the circuit board 102 is an epoxy-based laminate substrate having a core and/or build-up layers such as, for example, an Ajinomoto Build-up Film (ABF) substrate.
  • the circuit board 102 is a motherboard (e.g., motherboard 802 of FIG. 8 ).
  • the die package 106 may include one or more dies in any of a wide variety of suitable configurations.
  • the die package 106 may be a central processing unit (CPU) package in one embodiment.
  • the die package 106 may include one or more dies that are encapsulated, at least partially, in a protective enclosure such as, for example, a mold compound or other suitable protective housing.
  • the die package 106 may include alignment features to facilitate coupling of the die package 106 with corresponding features of the socket assembly 104 .
  • the die package 106 may include one or more dies made from a semiconductor material (e.g., silicon) and having circuitry formed using semiconductor fabrication techniques such as thin film deposition, lithography, etching and the like used in connection with forming CMOS devices.
  • the one or more dies of the die package 106 may be, include, or be a part of a processor, memory, SoC or ASIC.
  • the one or more dies in the die package 106 may include a wide variety of configurations including, for example, suitable combinations of flip-chip and/or wire-bonding configurations, interposers, multi-chip package configurations including system-in-package (SiP) and/or package-on-package (PoP) configurations.
  • SiP system-in-package
  • PoP package-on-package
  • FIG. 2 schematically illustrates a top view of an IC package assembly 200 , in accordance with some embodiments.
  • the IC package assembly 200 may include a circuit board 102 and a socket assembly 104 coupled with the circuit board 102 using a plurality of electrical contacts.
  • the socket assembly 104 may be composed of two or more discrete portions (e.g., physically separate from one another prior to coupling to the circuit board 102 and, in some cases, after coupling to the circuit board 102 ).
  • the socket assembly 104 includes a first portion 104 a and a second portion 104 b, each of which may be coupled with the circuit board 102 using electrical contacts as described herein.
  • the socket assembly 104 may include more discrete portions than depicted.
  • FIG. 3 schematically illustrates a cross-section side view of a substrate 304 with electrical contacts 308 , in accordance with some embodiments.
  • the substrate 304 may represent a portion of the socket assembly 104 of FIGS. 1-2 in some embodiments. In other embodiments, the substrate 304 may represent a substrate of another suitable electronic assembly (e.g., interposer, die package substrate, optics, connectors, etc.).
  • the substrate 304 may include a plurality of openings 306 disposed between a first side and opposing second side of the substrate 304 , as can be seen.
  • the electrical contacts 308 may be physically coupled with the substrate 304 in corresponding openings of the plurality of openings 306 .
  • the electrical contacts 308 may be physically coupled with the substrate 304 using mechanical stitching features.
  • the electrical contacts 308 may extend through the openings 306 to route electrical signals such as, for example, input/output (I/O) signals or power/ground of a die (e.g., die package 106 of FIG. 1 ), through the substrate 304 .
  • I/O input/output
  • the substrate 304 may be composed of any of a wide variety of suitable materials including, for example polymers, ceramics or semiconductor materials.
  • the substrate 304 may be composed of other suitable materials in other embodiments.
  • the electrical contacts 308 may be leads of an LGA socket configuration in some embodiments.
  • the electrical contacts 308 may be J-leads, which may be so named because, from a side view, each of the J-leads may have a profile resembling the letter J, as can be seen.
  • the electrical contacts 308 may be composed of an electrically conductive material such as metal.
  • each of the electrical contacts 308 may have a contact portion 308 a, a leg portion 308 b, a heel portion 308 c, a foot portion 308 d and a toe portion 308 e, as can be seen.
  • the contact portion 308 a may extend beyond a surface of the substrate 304 to make electrical contact with corresponding interconnect features on a die package (e.g., die package 106 of FIG. 1 ).
  • the leg portion 308 b may extend through the openings 306 .
  • the heel portion 308 c may adjoin the leg portion 308 b and the foot portion 308 d.
  • the foot portion 308 d (sometimes referred to as “paddle”) may have a surface that is configured to directly coupled with solderable material 310 (e.g., solder ball) to form a solder joint (e.g., between a socket assembly 104 and a circuit board 102 of FIGS. 1-2 ).
  • solderable material 310 e.g., solder ball
  • the toe portion 308 d may be a terminating end of the foot portion 308 d opposite to the heel portion 308 c.
  • the leg portion 308 b may extend in a first direction, indicated by x-axis, and the foot portion 308 d may include a surface that extends in a second direction, indicated by y-axis, that is perpendicular to the first direction, as can be seen.
  • the leg portion 308 b may extend away from the surface of the foot portion 308 d at an angle that is substantially perpendicular (e.g., +/ ⁇ 10° of being perpendicular).
  • the electrical contacts 308 may comport with embodiments described in connection with FIGS. 5 a - b .
  • the toe portion 308 e may have a profile shape that is symmetric with a profile shape of the heel portion 308 c.
  • the profile shape of the electrical contacts 308 is merely one example and may include any of a wide variety of other profile shapes in other embodiments.
  • FIGS. 4 a -4 b schematically illustrate a cross-section side view of position of an electrical contact 400 relative to solderable material 310 during solder joint formation, in accordance with some embodiments.
  • the electrical contact 400 may include a leg portion 408 b, heel portion 408 c, foot portion 408 d and toe portion 408 e, coupled as can be seen.
  • FIG. 4 a may represent the electrical contact 400 after depositing solderable material 310 onto a surface of the foot portion 408 d, as can be seen.
  • An original position of a center of mass of the solderable material 310 is represented by line 444 .
  • FIG. 4 b may represent the electrical contact 400 during or subsequent to performing a solder ball reflow process to form a solder joint between the electrical contact 400 and a pad 112 or other electrical contact disposed on an electronic substrate (e.g., circuit board 102 of FIGS. 1-2 ) using the solderable material 310 .
  • the solderable material 310 may wick or wet up the heel portion 408 c of the electrical contact 400 , which may shift the center of mass of the solderable material 310 toward the heel portion 408 c to a post-reflow position represented by line 446 , as can be seen.
  • the electrical contact 400 may move to the right in relation to the pad 112 (e.g., towards the toe portion 408 e ).
  • Such movement of the electrical contact 400 when combined with other electrical contacts 400 that are similarly configured may move an entire socket assembly (e.g., socket assembly 104 of FIG. 1 or first portion 104 a /second portion 104 b of FIG. 2 ) in a same direction as the electrical contact 400 (e.g., to the right in the depicted embodiment).
  • FIGS. 5 a -5 b schematically illustrate a cross-section side view of position of an electrical contact 500 relative to solderable material 310 during solder joint formation, in accordance with some embodiments.
  • the electrical contact 500 may include a leg portion 508 b, heel portion 508 c, foot portion 508 d and toe portion 508 e, coupled as can be seen.
  • FIGS. 4 a -4 b Principles of solder wicking movement described in connection with FIGS. 4 a -4 b may be used to control (e.g., mitigate or steer) movement of the electrical contact 500 relative to the pad 112 .
  • FIG. 5 a may represent the electrical contact 500 after depositing solderable material 310 onto a surface of the foot portion 508 d, as can be seen.
  • the solderable material 310 may generally center on the flat surface of the foot portion 508 d.
  • An original position of a center of mass of the solderable material 310 is represented by line 544 .
  • the toe portion 508 e may be configured with a profile shape that symmetrically matches the profile shape of the heel portion 508 c.
  • the toe portion 508 e may curve and point upwards (e.g., in the direction of the y-axis) in a mirror-image of the heel portion 508 c across the original position of the center of mass, which may correspond with a center (e.g., in the direction of the x-axis) of the flat surface of the foot portion 508 d as can be seen.
  • the toe portion 508 e may include a wicking surface that matches the wicking surface of the heel portion 408 c.
  • FIG. 5 b may represent the electrical contact 500 during or subsequent to performing a solder ball reflow process to form a solder joint between the electrical contact 500 and a pad 112 or other electrical contact disposed on an electronic substrate (e.g., circuit board 102 of FIGS. 1-2 ) using the solderable material 310 .
  • the solderable material 310 may want to equally wick or wet up the heel portion 508 c and the toe portion 508 e of the electrical contact 400 , which may stop or prevent movement of the electrical contact 500 relative to the pad 112 as described in connection with FIG. 4 b.
  • a radius of the curve of the heel portion 408 c and the toe portion 408 e may have a radius that is equal to or greater than three times the thickness of the electrical contact.
  • the heel portion 508 c and the toe portion 508 e may have other suitable profile shapes that are symmetrical.
  • FIG. 6 schematically illustrates a bottom view of position of an electrical contact 600 relative to solderable material during solder joint formation, in accordance with some embodiments.
  • the electrical contact 600 may include at least a heel portion 608 c and foot portion 608 d.
  • the electrical contact 600 may further include a toe portion (e.g., toe portion 508 e ) as described in connection with FIGS. 5 a - b.
  • the electrical contact is described in reference to a z-axis and x-axis.
  • the z-axis may extend in a direction that is perpendicular or substantially perpendicular to the x-axis and y-axis of FIGS. 3, 4 a , and 5 a .
  • the x-axis represents a same direction as described in FIGS. 3, 4 a , and 5 a.
  • a first portion of the surface of the foot portion 608 d extends up in the direction of the z-axis relative to the heel portion 608 c and a second portion of the surface of the foot portion 608 d extends down in the direction of the z-axis relative to the heel portion 608 c.
  • a distance between a terminating edge 660 of the first portion and the heel portion 608 c may be greater than a distance between a terminating edge 662 of the second portion and the heel portion 608 c, as can be seen.
  • Such asymmetric configuration of the first portion relative to the second portion may cause a center of mass of a solderable material to shift towards the second portion.
  • line 644 and 644 a may intersect at a point that represents a center of mass of solderable material if the first portion and the second portion of the foot portion 608 d are equidistant from the heel portion 608 c (e.g., the second portion extends the same distance relative to the heel portion 608 c as shown for the first portion in FIG. 6 ).
  • a contact area of the solderable material on the surface of the foot portion 608 d in such embodiment may be represented by line 650 a.
  • a center of mass of the solderable material may shift down in the z-direction towards the second portion to center on the surface of the foot portion 608 d.
  • line 644 and 644 b may intersect at a point that represents a center of mass of solderable material for such embodiment and a contact area of the solderable material on the surface of the foot portion 608 d may be represented by line 650 b.
  • Controlling the movement of the electrical contact 600 may allow mitigation of misalignment of a socket assembly (e.g., socket assembly 104 of FIGS. 1-2 ) that may be caused by any undesired movement.
  • a socket assembly e.g., socket assembly 104 of FIGS. 1-2
  • the configuration of the electrical contact 600 would provide such movement because as the center of mass of the solderable material shifts down in the z-axis direction, a resultant movement of the foot portion 608 d upward in the z-direction would result because a center of mass of the solderable material would preferentially align towards a center of a corresponding pad (e.g., pad 112 of FIG. 5 b ).
  • FIG. 7 schematically illustrates a flow diagram for a method 700 of fabricating an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2 ), in accordance with some embodiments.
  • the method 700 may comport with embodiments described in connection with FIGS. 1-6 .
  • the method 700 may include providing an electrical contact (e.g., electrical contact 500 of FIGS. 5 a - b ) having a leg portion (e.g., leg portion 508 b of FIGS. 5 a - b ) configured to extend in a first direction (e.g., y-axis direction of FIGS. 5 a - b ) , a foot portion (e.g., foot portion 508 d of FIGS. 5 a - b ) coupled with the leg portion, the foot portion having a surface that extends in a second direction (e.g., x-axis direction of FIGS.
  • an electrical contact e.g., electrical contact 500 of FIGS. 5 a - b
  • a leg portion e.g., leg portion 508 b of FIGS. 5 a - b
  • a foot portion e.g., foot portion 508 d of FIGS. 5 a - b
  • the electrical contact may further include an arrangement as described in connection with FIG. 6 .
  • the method 700 may include bringing the surface of the foot portion into contact with solderable material (e.g., solderable material 310 ) of FIGS. 5 a - b .
  • solderable material e.g., solderable material 310
  • the solderable material may include solder balls that are deposited on the surface of the foot portion.
  • a first solder reflow process may be performed to form a solder connection between the solderable material and the surface of the foot portion.
  • the solderable material may be deposited on a pad of a circuit board using a first reflow process and the solderable material may be brought into solderable contact with the surface of the foot portion in preparation for a second reflow process.
  • the method 700 may include performing a solder reflow process to form a solder joint between the surface of the foot portion and a pad (e.g., pad 112 of FIGS. 5 a - b ) disposed on a circuit board (e.g., circuit board 102 of FIGS. 1-2 ), the molten solderable material equally wetting the heel portion and the toe portion during the reflow process.
  • the solder reflow process may be a second reflow process relative to a first reflow process performed at 704 to couple the solderable material with the surface of the foot portion or the pad of the circuit board as described.
  • Various operations are described as multiple discrete operations in turn, in a manner that is most helpful in understanding the claimed subject matter. However, the order of description should not be construed as to imply that these operations are necessarily order dependent.
  • FIG. 8 schematically illustrates a computing device 800 that includes an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2 ) as described herein, in accordance with some embodiments.
  • the computing device 800 may house a board such as motherboard 802 (e.g., in housing 808 ).
  • the motherboard 802 may include a number of components, including but not limited to a processor 804 and at least one communication chip 806 .
  • the processor 804 may be physically and electrically coupled to the motherboard 802 .
  • the at least one communication chip 806 may also be physically and electrically coupled to the motherboard 802 .
  • the communication chip 806 may be part of the processor 804 .
  • computing device 800 may include other components that may or may not be physically and electrically coupled to the motherboard 802 .
  • these other components may include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, a Geiger counter, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
  • volatile memory e.g., DRAM
  • non-volatile memory e.g., ROM
  • flash memory e.g., a graphics processor, a digital signal processor, a crypto processor,
  • the communication chip 806 may enable wireless communications for the transfer of data to and from the computing device 800 .
  • wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
  • the communication chip 806 may implement any of a number of wireless standards or protocols, including but not limited to Institute for Electrical and Electronic Engineers (IEEE) standards including Wi-Fi (IEEE 802.11 family), IEEE 802.16 standards (e.g., IEEE 802.16-2005 Amendment), Long-Term Evolution (LTE) project along with any amendments, updates, and/or revisions (e.g., advanced LTE project, ultra mobile broadband (UMB) project (also referred to as “3GPP2”), etc.).
  • IEEE 802.16 compatible BWA networks are generally referred to as WiMAX networks, an acronym that stands for Worldwide Interoperability for Microwave Access, which is a certification mark for products that pass conformity and interoperability tests for the IEEE 802.16 standards.
  • the communication chip 806 may operate in accordance with a Global System for Mobile Communication (GSM), General Packet Radio Service (GPRS), Universal Mobile Telecommunications System (UMTS), High Speed Packet Access (HSPA), Evolved HSPA (E-HSPA), or LTE network.
  • GSM Global System for Mobile Communication
  • GPRS General Packet Radio Service
  • UMTS Universal Mobile Telecommunications System
  • High Speed Packet Access HSPA
  • E-HSPA Evolved HSPA
  • LTE LTE network.
  • the communication chip 806 may operate in accordance with Enhanced Data for GSM Evolution (EDGE), GSM EDGE Radio Access Network (GERAN), Universal Terrestrial Radio Access Network (UTRAN), or Evolved UTRAN (E-UTRAN).
  • EDGE Enhanced Data for GSM Evolution
  • GERAN GSM EDGE Radio Access Network
  • UTRAN Universal Terrestrial Radio Access Network
  • E-UTRAN Evolved UTRAN
  • the communication chip 806 may operate in accordance with Code Division Multiple Access (CDMA), Time Division Multiple Access (TDMA), Digital Enhanced Cordless Telecommunications (DECT), Evolution-Data Optimized (EV-DO), derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
  • CDMA Code Division Multiple Access
  • TDMA Time Division Multiple Access
  • DECT Digital Enhanced Cordless Telecommunications
  • EV-DO Evolution-Data Optimized
  • derivatives thereof as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
  • the communication chip 806 may operate in accordance with other wireless protocols in other embodiments.
  • the computing device 800 may include a plurality of communication chips 806 .
  • a first communication chip 806 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 806 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
  • the processor 804 of the computing device 800 may be packaged in an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2 ) as described herein.
  • the circuit board 102 of FIG. 1 or 2 may be a motherboard 802 and the processor 804 may be a die of the die package 106 that is coupled with a socket assembly 104 mounted on the circuit board 102 according to techniques and configurations described herein (e.g., using positioning of electrical contact 500 or 600 of respective FIGS. 5 a - b or 6 ).
  • Other suitable configurations may be implemented in accordance with embodiments described herein.
  • the term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
  • the communication chip 806 may also include a die that may be packaged in an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2 ) as described herein.
  • another component e.g., memory device or other integrated circuit device housed within the computing device 800 may include a die that may be packaged in an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2 ) as described herein.
  • the computing device 800 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
  • the computing device 800 may be a mobile computing device in some embodiments. In further implementations, the computing device 800 may be any other electronic device that processes data.
  • Example 1 of an electrical contact may include a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being configured to directly couple with solderable material to form a solder joint, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion.
  • Example 2 may include the electrical contact of Example 1, wherein the profile shape of the heel portion and the toe portion is curved.
  • Example 3 may include the electrical contact of Example 1, wherein the electrical contact is a J-lead contact.
  • Example 4 may include the electrical contact of Example 1, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly.
  • LGA land-grid array
  • Example 5 may include the electrical contact of any of Examples 1-4, wherein a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction, a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction, and a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion.
  • Example 6 may include the electrical contact of any of Examples 1-4, further comprising a contact portion extending from the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die.
  • I/O input/output
  • Example 7 of a method may include providing an electrical contact comprising a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion, bringing the surface of the foot portion into contact with solderable material, and performing a reflow process to form a solder joint between the solderable material and the surface, wherein during the reflow process, the molten solderable material equally wets the heel portion and the toe portion.
  • Example 8 may include the method of Example 7, wherein the profile shape of the heel portion and the toe portion is curved.
  • Example 9 may include the method of Example 7, wherein the electrical contact is a J-lead contact.
  • Example 10 may include the method of Example 7, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly.
  • LGA land-grid array
  • Example 11 may include the method of any of Examples 7-10, wherein a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction, a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction, a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion, and performing the solder reflow process, wherein during the reflow process, a center of gravity of the molten solderable material shifts to a position that is equidistant to the terminating edge of the first portion and the terminating edge of the second portion.
  • Example 12 may include the method of any of Examples 7-10, further comprising a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die.
  • I/O input/output
  • Example 13 of an IC package assembly may include a substrate having a plurality of openings disposed between a first side and opposing second side of the substrate and a plurality of electrical contacts physically coupled with the substrate in corresponding openings of the plurality of openings, wherein individual electrical contacts of the plurality of electrical contacts each include a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being configured to directly couple with solderable material to form a solder joint, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion.
  • IC integrated circuit
  • Example 14 may include the IC package assembly of Example 13, wherein the substrate includes two or more discrete portions, each of the two or more discrete portions includes at least one of the plurality of electrical contacts disposed in an opening of the plurality of openings.
  • Example 15 may include the IC package assembly of Example 13, wherein the substrate is part of a socket assembly.
  • Example 16 may include the IC package assembly of Example 13, further comprising a die electrically coupled with the plurality of electrical contacts.
  • Example 17 may include the IC package assembly of Example 16, wherein the die is housed in a die package that is electrically coupled with the electrical contacts.
  • Example 18 may include the IC package assembly of Example 13, wherein the pluralities of electrical contacts are in a land-grid array (LGA) configuration.
  • LGA land-grid array
  • Example 19 may include the IC package assembly of any of Examples 13-18, wherein a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction, a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction, and a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion.
  • Example 20 may include the IC package assembly of any of Examples 13-18, further comprising a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die.
  • I/O input/output
  • Example 21 of a computing device may include a circuit board, a socket assembly coupled with the circuit board, the socket assembly comprising a substrate having a plurality of openings disposed between a first side and opposing second side of the substrate, and a plurality of electrical contacts physically coupled with the substrate in corresponding openings of the plurality of openings, wherein individual electrical contacts of the plurality of electrical contacts each include a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being directly coupled with solderable material to form a solder joint between the circuit board and the socket assembly, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the
  • Example 22 may include the computing device of Example 21, further comprising a die package electrically coupled with the plurality of electrical contacts.
  • Example 23 may include the computing device of any of Examples 21-22, wherein the computing device is a mobile computing device including one or more of a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, a Geiger counter, an accelerometer, a gyroscope, a speaker, or a camera coupled with the circuit board.
  • GPS global positioning system
  • Various embodiments may include any suitable combination of the above-described embodiments including alternative (or) embodiments of embodiments that are described in conjunctive form (and) above (e.g., the “and” may be “and/or”). Furthermore, some embodiments may include one or more articles of manufacture (e.g., non-transitory computer-readable media) having instructions, stored thereon, that when executed result in actions of any of the above-described embodiments. Moreover, some embodiments may include apparatuses or systems having any suitable means for carrying out the various operations of the above-described embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Mechanical Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Geometry (AREA)

Abstract

Embodiments of the present disclosure are directed towards techniques and configurations to control movement and position of surface mounted electrical devices. In one embodiment, an electrical contact includes a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being configured to directly couple with solderable material to form a solder joint, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion. Other embodiments may be described and/or claimed.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • The present application is a divisional of U.S. patent application Ser. No. 14/491,646, filed Sep. 19, 2014, entitled “TECHNIQUES AND CONFIGURATIONS TO CONTROL MOVEMENT AND POSITION OF SURFACE MOUNTED ELECTRICAL DEVICES,” the entire disclosure of which is hereby incorporated by reference in its entirety.
  • FIELD
  • Embodiments of the present disclosure generally relate to the field of integrated circuits, and more particularly, to techniques and configurations to control movement and position of surface mounted electrical devices.
  • BACKGROUND
  • Currently, electrical components may be coupled with a substrate such as a circuit board using Surface Mount Technology (SMT). For example, a solder reflow process may be used to form solder joints between corresponding electrical contacts on a socket assembly and a circuit board. Emerging socket assemblies may include multiple, discrete components that are coupled with the circuit board by solder joints. However, during a solder reflow process to couple such discrete components with the circuit board, molten solderable material may wick or wet the electrical contact surfaces of the socket assembly or circuit board in a manner that causes repositioning between the individual components of the socket assembly relative to one another. The repositioning may cause misalignment between the socket assembly components and the circuit board resulting in solder joint defects such failure to make electrical contact between the socket assembly and the circuit board.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Embodiments will be readily understood by the following detailed description in conjunction with the accompanying drawings. To facilitate this description, like reference numerals designate like structural elements. Embodiments are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings.
  • FIG. 1 schematically illustrates a perspective view of an example integrated circuit (IC) package assembly, in accordance with some embodiments.
  • FIG. 2 schematically illustrates a top view of an IC package assembly, in accordance with some embodiments.
  • FIG. 3 schematically illustrates a cross-section side view of a substrate with electrical contacts, in accordance with some embodiments.
  • FIGS. 4a-4b schematically illustrate a cross-section side view of position of an electrical contact relative to solderable material during solder joint formation, in accordance with some embodiments.
  • FIGS. 5a-5b schematically illustrate a cross-section side view of position of an electrical contact relative to solderable material during solder joint formation, in accordance with some embodiments.
  • FIG. 6 schematically illustrates a bottom view of position of an electrical contact relative to solderable material during solder joint formation, in accordance with some embodiments.
  • FIG. 7 schematically illustrates a flow diagram for a method of fabricating an IC package assembly, in accordance with some embodiments.
  • FIG. 8 schematically illustrates a computing device that includes an IC package assembly as described herein, in accordance with some embodiments.
  • DETAILED DESCRIPTION
  • Embodiments of the present disclosure describe techniques and configurations to control movement and position of surface mounted electrical devices. In the following description, various aspects of the illustrative implementations will be described using terms commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art. However, it will be apparent to those skilled in the art that embodiments of the present disclosure may be practiced with only some of the described aspects. For purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the illustrative implementations. However, it will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without the specific details. In other instances, well-known features are omitted or simplified in order not to obscure the illustrative implementations.
  • In the following detailed description, reference is made to the accompanying drawings which form a part hereof, wherein like numerals designate like parts throughout, and in which is shown by way of illustration embodiments in which the subject matter of the present disclosure may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. Therefore, the following detailed description is not to be taken in a limiting sense, and the scope of embodiments is defined by the appended claims and their equivalents.
  • For the purposes of the present disclosure, the phrase “A and/or B” means (A), (B), or (A and B). For the purposes of the present disclosure, the phrase “A, B, and/or C” means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B and C).
  • The description may use perspective-based descriptions such as top/bottom, in/out, over/under, and the like. Such descriptions are merely used to facilitate the discussion and are not intended to restrict the application of embodiments described herein to any particular orientation.
  • The description may use the phrases “in an embodiment,” or “in embodiments,” which may each refer to one or more of the same or different embodiments. Furthermore, the terms “comprising,” “including,” “having,” and the like, as used with respect to embodiments of the present disclosure, are synonymous.
  • The term “coupled with,” along with its derivatives, may be used herein. “Coupled” may mean one or more of the following. “Coupled” may mean that two or more elements are in direct physical or electrical contact. However, “coupled” may also mean that two or more elements indirectly contact each other, but yet still cooperate or interact with each other, and may mean that one or more other elements are coupled or connected between the elements that are said to be coupled with each other. The term “directly coupled” may mean that two or more elements are in direct contact.
  • In various embodiments, the phrase “a first feature formed, deposited, or otherwise disposed on a second feature,” may mean that the first feature is formed, deposited, or disposed over the second feature, and at least a part of the first feature may be in direct contact (e.g., direct physical and/or electrical contact) or indirect contact (e.g., having one or more other features between the first feature and the second feature) with at least a part of the second feature.
  • As used herein, the term “module” may refer to, be part of, or include an Application Specific Integrated Circuit (ASIC), an electronic circuit, a system-on-chip (SoC), a processor (shared, dedicated, or group) and/or memory (shared, dedicated, or group) that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
  • FIG. 1 schematically illustrates a perspective view of an example integrated circuit (IC) package assembly 100, in accordance with some embodiments. The IC package assembly 100 may include a socket assembly 104 coupled with a circuit board or other suitable electronic substrate (“hereinafter circuit board 102”). The IC package assembly 100 may further include a die or die package (hereinafter “die package 106”) electrically coupled with the circuit board 102 through the socket assembly 104.
  • The socket assembly 104 may include, for example, a land-grid array (LGA) socket having an array of electrical contacts that are configured to route electrical signals between the die package 106 and the circuit board 102. According to various embodiments, the electrical contacts of the socket assembly 104 may comport with embodiments described herein. For example, in some embodiments, the electrical contacts of the socket assembly may comport with embodiments described in connection with FIGS. 5a-b and FIG. 6 to control movement and position of the socket assembly 104 relative to the circuit board 102. The socket assembly 104 may comport with embodiments described in connection with FIGS. 2-3.
  • In some embodiments, the circuit board 102 may be a printed circuit board (PCB) composed of an electrically insulative material such as an epoxy laminate. The circuit board 102 may include electrically insulating layers composed of materials such as, for example, polytetrafluoroethylene, phenolic cotton paper materials such as Flame Retardant 4 (FR-4), FR-1, cotton paper and epoxy materials such as CEM-1 or CEM-3, or woven glass materials that are laminated together using an epoxy resin prepreg material. Interconnect structures (not shown) such as traces, trenches, vias may be formed through the electrically insulating layers to route the electrical signals of the die package 106 through the circuit board 102. The circuit board 102 may be composed of other suitable materials in other embodiments. For example, in some embodiments, the circuit board 102 is an epoxy-based laminate substrate having a core and/or build-up layers such as, for example, an Ajinomoto Build-up Film (ABF) substrate. In some embodiments, the circuit board 102 is a motherboard (e.g., motherboard 802 of FIG. 8).
  • The die package 106 may include one or more dies in any of a wide variety of suitable configurations. For example, the die package 106 may be a central processing unit (CPU) package in one embodiment. The die package 106 may include one or more dies that are encapsulated, at least partially, in a protective enclosure such as, for example, a mold compound or other suitable protective housing. In some embodiments, the die package 106 may include alignment features to facilitate coupling of the die package 106 with corresponding features of the socket assembly 104.
  • The die package 106 may include one or more dies made from a semiconductor material (e.g., silicon) and having circuitry formed using semiconductor fabrication techniques such as thin film deposition, lithography, etching and the like used in connection with forming CMOS devices. In some embodiments, the one or more dies of the die package 106 may be, include, or be a part of a processor, memory, SoC or ASIC. The one or more dies in the die package 106 may include a wide variety of configurations including, for example, suitable combinations of flip-chip and/or wire-bonding configurations, interposers, multi-chip package configurations including system-in-package (SiP) and/or package-on-package (PoP) configurations.
  • FIG. 2 schematically illustrates a top view of an IC package assembly 200, in accordance with some embodiments. The IC package assembly 200 may include a circuit board 102 and a socket assembly 104 coupled with the circuit board 102 using a plurality of electrical contacts.
  • In some embodiments, the socket assembly 104 may be composed of two or more discrete portions (e.g., physically separate from one another prior to coupling to the circuit board 102 and, in some cases, after coupling to the circuit board 102). For example, in the depicted embodiment, the socket assembly 104 includes a first portion 104 a and a second portion 104 b, each of which may be coupled with the circuit board 102 using electrical contacts as described herein. In other embodiments, the socket assembly 104 may include more discrete portions than depicted.
  • FIG. 3 schematically illustrates a cross-section side view of a substrate 304 with electrical contacts 308, in accordance with some embodiments. The substrate 304 may represent a portion of the socket assembly 104 of FIGS. 1-2 in some embodiments. In other embodiments, the substrate 304 may represent a substrate of another suitable electronic assembly (e.g., interposer, die package substrate, optics, connectors, etc.).
  • In some embodiments, the substrate 304 may include a plurality of openings 306 disposed between a first side and opposing second side of the substrate 304, as can be seen. The electrical contacts 308 may be physically coupled with the substrate 304 in corresponding openings of the plurality of openings 306. For example, the electrical contacts 308 may be physically coupled with the substrate 304 using mechanical stitching features. In some embodiments, the electrical contacts 308 may extend through the openings 306 to route electrical signals such as, for example, input/output (I/O) signals or power/ground of a die (e.g., die package 106 of FIG. 1), through the substrate 304.
  • The substrate 304 may be composed of any of a wide variety of suitable materials including, for example polymers, ceramics or semiconductor materials. The substrate 304 may be composed of other suitable materials in other embodiments.
  • The electrical contacts 308 may be leads of an LGA socket configuration in some embodiments. For example, the electrical contacts 308 may be J-leads, which may be so named because, from a side view, each of the J-leads may have a profile resembling the letter J, as can be seen. The electrical contacts 308 may be composed of an electrically conductive material such as metal.
  • In some embodiments, each of the electrical contacts 308 may have a contact portion 308 a, a leg portion 308 b, a heel portion 308 c, a foot portion 308 d and a toe portion 308 e, as can be seen. The contact portion 308 a may extend beyond a surface of the substrate 304 to make electrical contact with corresponding interconnect features on a die package (e.g., die package 106 of FIG. 1). The leg portion 308 b may extend through the openings 306. The heel portion 308 c may adjoin the leg portion 308 b and the foot portion 308 d. The foot portion 308 d (sometimes referred to as “paddle”) may have a surface that is configured to directly coupled with solderable material 310 (e.g., solder ball) to form a solder joint (e.g., between a socket assembly 104 and a circuit board 102 of FIGS. 1-2). The toe portion 308 d may be a terminating end of the foot portion 308 d opposite to the heel portion 308 c.
  • In some embodiments, the leg portion 308 b may extend in a first direction, indicated by x-axis, and the foot portion 308 d may include a surface that extends in a second direction, indicated by y-axis, that is perpendicular to the first direction, as can be seen. In various embodiments, the leg portion 308 b may extend away from the surface of the foot portion 308 d at an angle that is substantially perpendicular (e.g., +/−10° of being perpendicular).
  • In some embodiments, the electrical contacts 308 may comport with embodiments described in connection with FIGS. 5a-b . For example, in some embodiments, the toe portion 308 e may have a profile shape that is symmetric with a profile shape of the heel portion 308 c. The profile shape of the electrical contacts 308 is merely one example and may include any of a wide variety of other profile shapes in other embodiments.
  • FIGS. 4a-4b schematically illustrate a cross-section side view of position of an electrical contact 400 relative to solderable material 310 during solder joint formation, in accordance with some embodiments. The electrical contact 400 may include a leg portion 408 b, heel portion 408 c, foot portion 408 d and toe portion 408 e, coupled as can be seen.
  • FIG. 4a may represent the electrical contact 400 after depositing solderable material 310 onto a surface of the foot portion 408 d, as can be seen. An original position of a center of mass of the solderable material 310 is represented by line 444.
  • FIG. 4b may represent the electrical contact 400 during or subsequent to performing a solder ball reflow process to form a solder joint between the electrical contact 400 and a pad 112 or other electrical contact disposed on an electronic substrate (e.g., circuit board 102 of FIGS. 1-2) using the solderable material 310. During the solder reflow process, the solderable material 310 may wick or wet up the heel portion 408 c of the electrical contact 400, which may shift the center of mass of the solderable material 310 toward the heel portion 408 c to a post-reflow position represented by line 446, as can be seen. Because the center of mass of mass of the solderable material 310 wants to be centered at a center of the pad 112, the electrical contact 400 may move to the right in relation to the pad 112 (e.g., towards the toe portion 408 e). Such movement of the electrical contact 400 when combined with other electrical contacts 400 that are similarly configured may move an entire socket assembly (e.g., socket assembly 104 of FIG. 1 or first portion 104 a/second portion 104 b of FIG. 2) in a same direction as the electrical contact 400 (e.g., to the right in the depicted embodiment).
  • FIGS. 5a-5b schematically illustrate a cross-section side view of position of an electrical contact 500 relative to solderable material 310 during solder joint formation, in accordance with some embodiments. The electrical contact 500 may include a leg portion 508 b, heel portion 508 c, foot portion 508 d and toe portion 508 e, coupled as can be seen.
  • Principles of solder wicking movement described in connection with FIGS. 4a-4b may be used to control (e.g., mitigate or steer) movement of the electrical contact 500 relative to the pad 112. For example, FIG. 5a may represent the electrical contact 500 after depositing solderable material 310 onto a surface of the foot portion 508 d, as can be seen. The solderable material 310 may generally center on the flat surface of the foot portion 508 d. An original position of a center of mass of the solderable material 310 is represented by line 544.
  • The toe portion 508 e may be configured with a profile shape that symmetrically matches the profile shape of the heel portion 508 c. For example, in the depicted embodiment, the toe portion 508 e may curve and point upwards (e.g., in the direction of the y-axis) in a mirror-image of the heel portion 508 c across the original position of the center of mass, which may correspond with a center (e.g., in the direction of the x-axis) of the flat surface of the foot portion 508 d as can be seen. The toe portion 508 e may include a wicking surface that matches the wicking surface of the heel portion 408 c.
  • FIG. 5b may represent the electrical contact 500 during or subsequent to performing a solder ball reflow process to form a solder joint between the electrical contact 500 and a pad 112 or other electrical contact disposed on an electronic substrate (e.g., circuit board 102 of FIGS. 1-2) using the solderable material 310. During the solder reflow process, the solderable material 310 may want to equally wick or wet up the heel portion 508 c and the toe portion 508 e of the electrical contact 400, which may stop or prevent movement of the electrical contact 500 relative to the pad 112 as described in connection with FIG. 4 b.
  • In some embodiments, a radius of the curve of the heel portion 408 c and the toe portion 408 e may have a radius that is equal to or greater than three times the thickness of the electrical contact. The heel portion 508 c and the toe portion 508 e may have other suitable profile shapes that are symmetrical.
  • FIG. 6 schematically illustrates a bottom view of position of an electrical contact 600 relative to solderable material during solder joint formation, in accordance with some embodiments. The electrical contact 600 may include at least a heel portion 608 c and foot portion 608 d. In some embodiments, the electrical contact 600 may further include a toe portion (e.g., toe portion 508 e) as described in connection with FIGS. 5a -b.
  • The electrical contact is described in reference to a z-axis and x-axis. The z-axis may extend in a direction that is perpendicular or substantially perpendicular to the x-axis and y-axis of FIGS. 3, 4 a, and 5 a. The x-axis represents a same direction as described in FIGS. 3, 4 a, and 5 a.
  • As can be seen, a first portion of the surface of the foot portion 608 d extends up in the direction of the z-axis relative to the heel portion 608 c and a second portion of the surface of the foot portion 608 d extends down in the direction of the z-axis relative to the heel portion 608 c. A distance between a terminating edge 660 of the first portion and the heel portion 608 c may be greater than a distance between a terminating edge 662 of the second portion and the heel portion 608 c, as can be seen. Such asymmetric configuration of the first portion relative to the second portion may cause a center of mass of a solderable material to shift towards the second portion.
  • For example, line 644 and 644 a may intersect at a point that represents a center of mass of solderable material if the first portion and the second portion of the foot portion 608 d are equidistant from the heel portion 608 c (e.g., the second portion extends the same distance relative to the heel portion 608 c as shown for the first portion in FIG. 6). A contact area of the solderable material on the surface of the foot portion 608 d in such embodiment may be represented by line 650 a.
  • However, in the case where the second portion extends further in the z-axis relative to the heel portion 608 c than the first portion, as depicted, a center of mass of the solderable material may shift down in the z-direction towards the second portion to center on the surface of the foot portion 608 d. For example, line 644 and 644 b may intersect at a point that represents a center of mass of solderable material for such embodiment and a contact area of the solderable material on the surface of the foot portion 608 d may be represented by line 650 b.
  • These principles may be used to design electrical contacts to control movement during solder reflow. Controlling the movement of the electrical contact 600 may allow mitigation of misalignment of a socket assembly (e.g., socket assembly 104 of FIGS. 1-2) that may be caused by any undesired movement. For example, if upward movement in the z-direction of the electrical contact 600 (e.g., or a socket assembly including the electrical contact 600) is desired, then the configuration of the electrical contact 600 would provide such movement because as the center of mass of the solderable material shifts down in the z-axis direction, a resultant movement of the foot portion 608 d upward in the z-direction would result because a center of mass of the solderable material would preferentially align towards a center of a corresponding pad (e.g., pad 112 of FIG. 5b ).
  • FIG. 7 schematically illustrates a flow diagram for a method 700 of fabricating an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2), in accordance with some embodiments. The method 700 may comport with embodiments described in connection with FIGS. 1-6.
  • At 702, the method 700 may include providing an electrical contact (e.g., electrical contact 500 of FIGS. 5a-b ) having a leg portion (e.g., leg portion 508 b of FIGS. 5a-b ) configured to extend in a first direction (e.g., y-axis direction of FIGS. 5a-b ) , a foot portion (e.g., foot portion 508 d of FIGS. 5a-b ) coupled with the leg portion, the foot portion having a surface that extends in a second direction (e.g., x-axis direction of FIGS. 5a-b ) that is substantially perpendicular to the first direction, a heel portion (e.g., heel portion 508 c of FIGS. 5a-b ) adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion (e.g., toe portion 508 e of FIGS. 5a-b ) extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion. In some embodiments, the electrical contact may further include an arrangement as described in connection with FIG. 6.
  • At 704, the method 700 may include bringing the surface of the foot portion into contact with solderable material (e.g., solderable material 310) of FIGS. 5a-b . In some embodiments, the solderable material may include solder balls that are deposited on the surface of the foot portion. A first solder reflow process may be performed to form a solder connection between the solderable material and the surface of the foot portion. In other embodiments, the solderable material may be deposited on a pad of a circuit board using a first reflow process and the solderable material may be brought into solderable contact with the surface of the foot portion in preparation for a second reflow process.
  • At 706, the method 700 may include performing a solder reflow process to form a solder joint between the surface of the foot portion and a pad (e.g., pad 112 of FIGS. 5a-b ) disposed on a circuit board (e.g., circuit board 102 of FIGS. 1-2), the molten solderable material equally wetting the heel portion and the toe portion during the reflow process. The solder reflow process may be a second reflow process relative to a first reflow process performed at 704 to couple the solderable material with the surface of the foot portion or the pad of the circuit board as described. Various operations are described as multiple discrete operations in turn, in a manner that is most helpful in understanding the claimed subject matter. However, the order of description should not be construed as to imply that these operations are necessarily order dependent.
  • Embodiments of the present disclosure may be implemented into a system using any suitable hardware and/or software to configure as desired. FIG. 8 schematically illustrates a computing device 800 that includes an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2) as described herein, in accordance with some embodiments. The computing device 800 may house a board such as motherboard 802 (e.g., in housing 808). The motherboard 802 may include a number of components, including but not limited to a processor 804 and at least one communication chip 806. The processor 804 may be physically and electrically coupled to the motherboard 802. In some implementations, the at least one communication chip 806 may also be physically and electrically coupled to the motherboard 802. In further implementations, the communication chip 806 may be part of the processor 804.
  • Depending on its applications, computing device 800 may include other components that may or may not be physically and electrically coupled to the motherboard 802. These other components may include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, a Geiger counter, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
  • The communication chip 806 may enable wireless communications for the transfer of data to and from the computing device 800. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 806 may implement any of a number of wireless standards or protocols, including but not limited to Institute for Electrical and Electronic Engineers (IEEE) standards including Wi-Fi (IEEE 802.11 family), IEEE 802.16 standards (e.g., IEEE 802.16-2005 Amendment), Long-Term Evolution (LTE) project along with any amendments, updates, and/or revisions (e.g., advanced LTE project, ultra mobile broadband (UMB) project (also referred to as “3GPP2”), etc.). IEEE 802.16 compatible BWA networks are generally referred to as WiMAX networks, an acronym that stands for Worldwide Interoperability for Microwave Access, which is a certification mark for products that pass conformity and interoperability tests for the IEEE 802.16 standards. The communication chip 806 may operate in accordance with a Global System for Mobile Communication (GSM), General Packet Radio Service (GPRS), Universal Mobile Telecommunications System (UMTS), High Speed Packet Access (HSPA), Evolved HSPA (E-HSPA), or LTE network. The communication chip 806 may operate in accordance with Enhanced Data for GSM Evolution (EDGE), GSM EDGE Radio Access Network (GERAN), Universal Terrestrial Radio Access Network (UTRAN), or Evolved UTRAN (E-UTRAN). The communication chip 806 may operate in accordance with Code Division Multiple Access (CDMA), Time Division Multiple Access (TDMA), Digital Enhanced Cordless Telecommunications (DECT), Evolution-Data Optimized (EV-DO), derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The communication chip 806 may operate in accordance with other wireless protocols in other embodiments.
  • The computing device 800 may include a plurality of communication chips 806. For instance, a first communication chip 806 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 806 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
  • The processor 804 of the computing device 800 may be packaged in an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2) as described herein. For example, the circuit board 102 of FIG. 1 or 2 may be a motherboard 802 and the processor 804 may be a die of the die package 106 that is coupled with a socket assembly 104 mounted on the circuit board 102 according to techniques and configurations described herein (e.g., using positioning of electrical contact 500 or 600 of respective FIGS. 5a-b or 6). Other suitable configurations may be implemented in accordance with embodiments described herein. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
  • The communication chip 806 may also include a die that may be packaged in an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2) as described herein. In further implementations, another component (e.g., memory device or other integrated circuit device) housed within the computing device 800 may include a die that may be packaged in an IC package assembly (e.g., IC package assembly 100 or 200 of respective FIG. 1 or 2) as described herein.
  • In various implementations, the computing device 800 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. The computing device 800 may be a mobile computing device in some embodiments. In further implementations, the computing device 800 may be any other electronic device that processes data.
  • EXAMPLES
  • According to various embodiments, the present disclosure describes an electrical contact for use in an integrated circuit (IC) package assembly. Example 1 of an electrical contact may include a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being configured to directly couple with solderable material to form a solder joint, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion. Example 2 may include the electrical contact of Example 1, wherein the profile shape of the heel portion and the toe portion is curved. Example 3 may include the electrical contact of Example 1, wherein the electrical contact is a J-lead contact. Example 4 may include the electrical contact of Example 1, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly. Example 5 may include the electrical contact of any of Examples 1-4, wherein a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction, a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction, and a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion. Example 6 may include the electrical contact of any of Examples 1-4, further comprising a contact portion extending from the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die.
  • According to various embodiments, the present disclosure describes a method of forming a solder joint. Example 7 of a method may include providing an electrical contact comprising a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion, bringing the surface of the foot portion into contact with solderable material, and performing a reflow process to form a solder joint between the solderable material and the surface, wherein during the reflow process, the molten solderable material equally wets the heel portion and the toe portion. Example 8 may include the method of Example 7, wherein the profile shape of the heel portion and the toe portion is curved. Example 9 may include the method of Example 7, wherein the electrical contact is a J-lead contact. Example 10 may include the method of Example 7, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly. Example 11 may include the method of any of Examples 7-10, wherein a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction, a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction, a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion, and performing the solder reflow process, wherein during the reflow process, a center of gravity of the molten solderable material shifts to a position that is equidistant to the terminating edge of the first portion and the terminating edge of the second portion. Example 12 may include the method of any of Examples 7-10, further comprising a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die.
  • According to various embodiments, the present disclosure describes an integrated circuit (IC) package assembly (e.g., a socket assembly). Example 13 of an IC package assembly may include a substrate having a plurality of openings disposed between a first side and opposing second side of the substrate and a plurality of electrical contacts physically coupled with the substrate in corresponding openings of the plurality of openings, wherein individual electrical contacts of the plurality of electrical contacts each include a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being configured to directly couple with solderable material to form a solder joint, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion. Example 14 may include the IC package assembly of Example 13, wherein the substrate includes two or more discrete portions, each of the two or more discrete portions includes at least one of the plurality of electrical contacts disposed in an opening of the plurality of openings. Example 15 may include the IC package assembly of Example 13, wherein the substrate is part of a socket assembly. Example 16 may include the IC package assembly of Example 13, further comprising a die electrically coupled with the plurality of electrical contacts. Example 17 may include the IC package assembly of Example 16, wherein the die is housed in a die package that is electrically coupled with the electrical contacts. Example 18 may include the IC package assembly of Example 13, wherein the pluralities of electrical contacts are in a land-grid array (LGA) configuration. Example 19 may include the IC package assembly of any of Examples 13-18, wherein a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction, a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction, and a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion. Example 20 may include the IC package assembly of any of Examples 13-18, further comprising a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die.
  • According to various embodiments, the present disclosure describes a system (e.g., a computing device). Example 21 of a computing device may include a circuit board, a socket assembly coupled with the circuit board, the socket assembly comprising a substrate having a plurality of openings disposed between a first side and opposing second side of the substrate, and a plurality of electrical contacts physically coupled with the substrate in corresponding openings of the plurality of openings, wherein individual electrical contacts of the plurality of electrical contacts each include a leg portion configured to extend in a first direction, a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction, the surface being directly coupled with solderable material to form a solder joint between the circuit board and the socket assembly, a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion. Example 22 may include the computing device of Example 21, further comprising a die package electrically coupled with the plurality of electrical contacts. Example 23 may include the computing device of any of Examples 21-22, wherein the computing device is a mobile computing device including one or more of a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, a Geiger counter, an accelerometer, a gyroscope, a speaker, or a camera coupled with the circuit board.
  • Various embodiments may include any suitable combination of the above-described embodiments including alternative (or) embodiments of embodiments that are described in conjunctive form (and) above (e.g., the “and” may be “and/or”). Furthermore, some embodiments may include one or more articles of manufacture (e.g., non-transitory computer-readable media) having instructions, stored thereon, that when executed result in actions of any of the above-described embodiments. Moreover, some embodiments may include apparatuses or systems having any suitable means for carrying out the various operations of the above-described embodiments.
  • The above description of illustrated implementations, including what is described in the Abstract, is not intended to be exhaustive or to limit the embodiments of the present disclosure to the precise forms disclosed. While specific implementations and examples are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the present disclosure, as those skilled in the relevant art will recognize.
  • These modifications may be made to embodiments of the present disclosure in light of the above detailed description. The terms used in the following claims should not be construed to limit various embodiments of the present disclosure to the specific implementations disclosed in the specification and the claims. Rather, the scope is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.

Claims (18)

What is claimed is:
1. A method of forming a solder joint, the method comprising:
providing an electrical contact comprising:
a leg portion configured to extend in a first direction,
a foot portion coupled with the leg portion, the foot portion having a surface that extends in a second direction that is substantially perpendicular to the first direction,
a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and
a toe portion extending from the foot portion and disposed opposite to the heel portion, the toe portion having a profile shape that is symmetric with the profile shape of the heel portion;
bringing the surface of the foot portion into contact with solderable material; and
performing a reflow process to form a solder joint between the solderable material and the surface, wherein during the reflow process, the molten solderable material equally wets the heel portion and the toe portion.
2. The method of claim 1, wherein the profile shape of the heel portion and the toe portion is curved.
3. The method of claim 1, wherein the electrical contact is a J-lead contact.
4. The method of claim 1, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly.
5. The method of claim 1, wherein:
a first portion of the surface of the foot portion extends in a third direction that is substantially perpendicular to the first direction and the second direction;
a second portion of the surface of the foot portion extends in a fourth direction that is opposite to the third direction;
a distance between a terminating edge of the first portion and the heel portion is greater than a distance between a terminating edge of the second portion and the heel portion; and
performing the solder reflow process, wherein during the reflow process, a center of gravity of the molten solderable material shifts to a position that is equidistant to the terminating edge of the first portion and the terminating edge of the second portion.
6. The method of claim 1, further comprising:
a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die package.
7. A method of forming a solder joint, the method comprising:
providing an electrical contact comprising:
a leg portion configured to extend in a first direction,
a foot portion coupled with the leg portion, the foot portion having a surface that that is substantially perpendicular to the first direction,
a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and
a toe portion extending from the foot portion and disposed across the surface opposite the heel portion, the toe portion including a profile shape that is symmetric with the profile shape of the heel portion, wherein:
the surface of the foot portion extends from the heel portion to the toe portion in a second direction and includes first and second opposed terminating edges that extend substantially parallel to the second direction; and
a first distance between the heel portion and the first terminating edge is greater than a second distance between the heel portion and the second terminating edge;
bringing the surface of the foot portion into contact with solderable material; and
performing a reflow process to form a solder joint between the solderable material and the surface.
8. The method of claim 7, wherein the profile shape of the heel portion and the toe portion is curved.
9. The method of claim 7, wherein the electrical contact is a J-lead contact.
10. The method of claim 7, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly.
11. The method of claim 7, wherein during the reflow process, a center of mass of the molten solderable material shifts to a position that is equidistant to the first and second terminating edges.
12. The method of claim 7, wherein the electrical contact further includes a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die package.
13. The method of claim 7, wherein during the reflow process, the molten solderable material equally wets the heel portion and the toe portion.
14. A method of forming a solder joint, the method comprising:
providing an electrical contact comprising:
a leg portion configured to extend in a first direction,
a foot portion coupled with the leg portion, the foot portion having a surface that that is substantially perpendicular to the first direction,
a heel portion adjoining the leg portion and the foot portion, the heel portion having a profile shape, and
a toe portion extending from the foot portion and disposed across the surface opposite the heel portion, the toe portion including a profile shape that is symmetric with the profile shape of the heel portion, wherein:
the surface of the foot portion extends from the heel portion to the toe portion in a second direction and includes first and second opposed terminating edges that extend substantially parallel to the second direction; and
a first distance between the heel portion and the first terminating edge is greater than a second distance between the heel portion and the second terminating edge;
bringing the surface of the foot portion into contact with solderable material; and
performing a reflow process to form a solder joint between the solderable material and the surface, wherein during the reflow process, the molten solderable material equally wets the heel portion and the toe portion and a center of mass of the molten solderable material shifts to a position that is equidistant to the first and second terminating edges.
15. The method of claim 14, wherein the profile shape of the heel portion and the toe portion is curved.
16. The method of claim 14, wherein the electrical contact is a J-lead contact.
17. The method of claim 14, wherein the electrical contact is configured for use in a land-grid array (LGA) socket assembly.
18. The method of claim 14, wherein the electrical contact further includes a contact portion coupled with the leg portion and configured to form an electrical connection with a die package, wherein the electrical contact is configured to route ground or input/output (I/O) signals of the die package.
US15/495,581 2014-09-19 2017-04-24 Techniques and configurations to control movement and position of surface mounted electrical devices Expired - Fee Related US10186497B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/495,581 US10186497B2 (en) 2014-09-19 2017-04-24 Techniques and configurations to control movement and position of surface mounted electrical devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/491,646 US9647363B2 (en) 2014-09-19 2014-09-19 Techniques and configurations to control movement and position of surface mounted electrical devices
US15/495,581 US10186497B2 (en) 2014-09-19 2017-04-24 Techniques and configurations to control movement and position of surface mounted electrical devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/491,646 Division US9647363B2 (en) 2014-09-19 2014-09-19 Techniques and configurations to control movement and position of surface mounted electrical devices

Publications (2)

Publication Number Publication Date
US20170229420A1 true US20170229420A1 (en) 2017-08-10
US10186497B2 US10186497B2 (en) 2019-01-22

Family

ID=55526614

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/491,646 Active 2035-04-22 US9647363B2 (en) 2014-09-19 2014-09-19 Techniques and configurations to control movement and position of surface mounted electrical devices
US15/495,581 Expired - Fee Related US10186497B2 (en) 2014-09-19 2017-04-24 Techniques and configurations to control movement and position of surface mounted electrical devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/491,646 Active 2035-04-22 US9647363B2 (en) 2014-09-19 2014-09-19 Techniques and configurations to control movement and position of surface mounted electrical devices

Country Status (1)

Country Link
US (2) US9647363B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6098767B2 (en) * 2014-09-11 2017-03-22 日本精工株式会社 Multipolar lead component and board connection device
US20210203094A1 (en) * 2021-03-16 2021-07-01 Intel Corporation Ball grid array card edge connector

Citations (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4657172A (en) * 1985-10-31 1987-04-14 American Microsystems, Inc. Apparatus and method of solder coating integrated circuit leads
US4673967A (en) * 1985-01-29 1987-06-16 Texas Instruments Incorporated Surface mounted system for leaded semiconductor devices
US4720034A (en) * 1985-10-31 1988-01-19 American Microsystems, Inc. Apparatus and method of solder coating integrated circuit leads
US4948030A (en) * 1989-01-30 1990-08-14 Motorola, Inc. Bond connection for components
US5023916A (en) * 1989-08-28 1991-06-11 Hewlett-Packard Company Method for inspecting the leads of electrical components on surface mount printed circuit boards
US5055912A (en) * 1990-05-18 1991-10-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5241134A (en) * 1990-09-17 1993-08-31 Yoo Clarence S Terminals of surface mount components
US5351393A (en) * 1991-05-28 1994-10-04 Dimensonal Circuits Corporation Method of mounting a surface-mountable IC to a converter board
US5375320A (en) * 1991-08-13 1994-12-27 Micron Technology, Inc. Method of forming "J" leads on a semiconductor device
US5549240A (en) * 1995-02-14 1996-08-27 Cooper Industries, Inc. Surface mount device removal tool
US5836071A (en) * 1996-12-26 1998-11-17 Texas Instrument Incorporated Method to produce known good die using temporary wire bond, die attach and packaging
US5880520A (en) * 1998-03-31 1999-03-09 Micron Technology, Inc. Low mutual inductance lead frame device
US5964395A (en) * 1997-06-09 1999-10-12 Ford Motor Company Predeposited transient phase electronic interconnect media
US6025642A (en) * 1995-08-17 2000-02-15 Staktek Corporation Ultra high density integrated circuit packages
US6028352A (en) * 1997-06-13 2000-02-22 Irvine Sensors Corporation IC stack utilizing secondary leadframes
US6081416A (en) * 1998-05-28 2000-06-27 Trinh; Hung Lead frames for mounting ceramic electronic parts, particularly ceramic capacitors, where the coefficient of thermal expansion of the lead frame is less than that of the ceramic
US6114759A (en) * 1998-04-23 2000-09-05 Nec Corporation Semiconductor package
US6246011B1 (en) * 1998-12-02 2001-06-12 Nortel Networks Limited Solder joint reliability
US20020162679A1 (en) * 2001-05-04 2002-11-07 Nael Hannan Package level pre-applied underfills for thermo-mechanical reliability enhancements of electronic assemblies
US20030062601A1 (en) * 2001-05-15 2003-04-03 James Harnden Surface mount package
JP2005061978A (en) * 2003-08-12 2005-03-10 Renesas Technology Corp Socket for semiconductor device and its cleaning method
US20050103521A1 (en) * 2003-11-14 2005-05-19 Patrizio Vinciarelli Surface mounting a power converter
US6903920B1 (en) * 2004-08-06 2005-06-07 Kemet Electronics Clip-on leadframe for large ceramic SMD
US20050127494A1 (en) * 2003-07-15 2005-06-16 Advanced Semiconductor Engineering, Inc. Semiconductor package
US20060145313A1 (en) * 2004-12-31 2006-07-06 Dongbuanam Semiconductor Inc. Semiconductor package device having reduced mounting height and method for manufacturing the same
US20060244344A1 (en) * 2005-04-28 2006-11-02 Epson Toyocom Corporation Piezoelectric resonator and piezoelectric oscillator
US20080239621A1 (en) * 2007-03-29 2008-10-02 Azizuddin Tajuddin Clip-on leadframe
US20080297985A1 (en) * 2007-05-29 2008-12-04 Occam Portfolio Llc Electronic Assemblies Without Solder and Methods for their Manufacture
US20090032915A1 (en) * 2002-02-11 2009-02-05 Gabe Cherian TFCC (TM) & SWCC (TM) thermal flex contact carriers
US7633739B2 (en) * 2007-05-24 2009-12-15 Daniel Devoe Stacked multilayer capacitor
US20100188798A1 (en) * 2009-01-28 2010-07-29 Tdk Corporation Multilayer capacitor and method of manufacturing same
US20100243307A1 (en) * 2009-03-26 2010-09-30 Mcconnell John E Leaded multi-layer ceramic capacitor with low esl and low esr
US7964956B1 (en) * 2007-12-10 2011-06-21 Oracle America, Inc. Circuit packaging and connectivity
US20110292567A1 (en) * 2010-05-26 2011-12-01 Kemet Electronics Corporation Electronic component termination and assembly by means of transient liquid phase sintering and polymer solder pastes
US8289675B2 (en) * 2007-05-24 2012-10-16 Daniel Devoe Stacked multilayer capacitor
US20130107419A1 (en) * 2011-10-28 2013-05-02 Kemet Electronics Corporation Multilayered ceramic capacitor with improved lead frame attachment
US20130284501A1 (en) * 2012-04-27 2013-10-31 Kemet Electronics Corporation Coefficient of thermal expansion compensating compliant component
US20140002952A1 (en) * 2010-05-26 2014-01-02 Kemet Electrinics Corporation Leadless Multi-Layered Ceramic Capacitor Stacks
US9106005B2 (en) * 2011-01-31 2015-08-11 Fujitsu Component Limited Surface mount device
US20150287670A1 (en) * 2012-09-07 2015-10-08 Mitsubishi Electric Corporation Power semiconductor device
US20170025223A1 (en) * 2010-05-26 2017-01-26 Kemet Electronics Corporation Electronic Component Structures with Reduced Microphonic Noise

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8853001B2 (en) * 2003-11-08 2014-10-07 Stats Chippac, Ltd. Semiconductor device and method of forming pad layout for flipchip semiconductor die
US7210225B2 (en) * 2003-12-09 2007-05-01 Fci Americas Technology, Inc. Methods for controlling contact height
CN200950516Y (en) * 2006-09-04 2007-09-19 上海莫仕连接器有限公司 Socket connector
US7448877B1 (en) * 2007-09-20 2008-11-11 Tyco Electronics Corporation High density flexible socket interconnect system
US7695288B2 (en) * 2008-06-25 2010-04-13 Intel Corporation Land grid array (LGA) socket with cells and method of fabrication and assembly

Patent Citations (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4673967A (en) * 1985-01-29 1987-06-16 Texas Instruments Incorporated Surface mounted system for leaded semiconductor devices
US4720034A (en) * 1985-10-31 1988-01-19 American Microsystems, Inc. Apparatus and method of solder coating integrated circuit leads
US4657172A (en) * 1985-10-31 1987-04-14 American Microsystems, Inc. Apparatus and method of solder coating integrated circuit leads
US4948030A (en) * 1989-01-30 1990-08-14 Motorola, Inc. Bond connection for components
US5023916A (en) * 1989-08-28 1991-06-11 Hewlett-Packard Company Method for inspecting the leads of electrical components on surface mount printed circuit boards
US5055912A (en) * 1990-05-18 1991-10-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5241134A (en) * 1990-09-17 1993-08-31 Yoo Clarence S Terminals of surface mount components
US5351393A (en) * 1991-05-28 1994-10-04 Dimensonal Circuits Corporation Method of mounting a surface-mountable IC to a converter board
US5375320A (en) * 1991-08-13 1994-12-27 Micron Technology, Inc. Method of forming "J" leads on a semiconductor device
US5549240A (en) * 1995-02-14 1996-08-27 Cooper Industries, Inc. Surface mount device removal tool
US6025642A (en) * 1995-08-17 2000-02-15 Staktek Corporation Ultra high density integrated circuit packages
US5836071A (en) * 1996-12-26 1998-11-17 Texas Instrument Incorporated Method to produce known good die using temporary wire bond, die attach and packaging
US5964395A (en) * 1997-06-09 1999-10-12 Ford Motor Company Predeposited transient phase electronic interconnect media
US6028352A (en) * 1997-06-13 2000-02-22 Irvine Sensors Corporation IC stack utilizing secondary leadframes
US5880520A (en) * 1998-03-31 1999-03-09 Micron Technology, Inc. Low mutual inductance lead frame device
US6114759A (en) * 1998-04-23 2000-09-05 Nec Corporation Semiconductor package
US6081416A (en) * 1998-05-28 2000-06-27 Trinh; Hung Lead frames for mounting ceramic electronic parts, particularly ceramic capacitors, where the coefficient of thermal expansion of the lead frame is less than that of the ceramic
US6246011B1 (en) * 1998-12-02 2001-06-12 Nortel Networks Limited Solder joint reliability
US20020162679A1 (en) * 2001-05-04 2002-11-07 Nael Hannan Package level pre-applied underfills for thermo-mechanical reliability enhancements of electronic assemblies
US20030062601A1 (en) * 2001-05-15 2003-04-03 James Harnden Surface mount package
US20090032915A1 (en) * 2002-02-11 2009-02-05 Gabe Cherian TFCC (TM) & SWCC (TM) thermal flex contact carriers
US20050127494A1 (en) * 2003-07-15 2005-06-16 Advanced Semiconductor Engineering, Inc. Semiconductor package
JP2005061978A (en) * 2003-08-12 2005-03-10 Renesas Technology Corp Socket for semiconductor device and its cleaning method
US20050103521A1 (en) * 2003-11-14 2005-05-19 Patrizio Vinciarelli Surface mounting a power converter
US6903920B1 (en) * 2004-08-06 2005-06-07 Kemet Electronics Clip-on leadframe for large ceramic SMD
US20060145313A1 (en) * 2004-12-31 2006-07-06 Dongbuanam Semiconductor Inc. Semiconductor package device having reduced mounting height and method for manufacturing the same
US20060244344A1 (en) * 2005-04-28 2006-11-02 Epson Toyocom Corporation Piezoelectric resonator and piezoelectric oscillator
US20080239621A1 (en) * 2007-03-29 2008-10-02 Azizuddin Tajuddin Clip-on leadframe
US8289675B2 (en) * 2007-05-24 2012-10-16 Daniel Devoe Stacked multilayer capacitor
US7633739B2 (en) * 2007-05-24 2009-12-15 Daniel Devoe Stacked multilayer capacitor
US20080297985A1 (en) * 2007-05-29 2008-12-04 Occam Portfolio Llc Electronic Assemblies Without Solder and Methods for their Manufacture
US7964956B1 (en) * 2007-12-10 2011-06-21 Oracle America, Inc. Circuit packaging and connectivity
US20100188798A1 (en) * 2009-01-28 2010-07-29 Tdk Corporation Multilayer capacitor and method of manufacturing same
US20100243307A1 (en) * 2009-03-26 2010-09-30 Mcconnell John E Leaded multi-layer ceramic capacitor with low esl and low esr
US20110292567A1 (en) * 2010-05-26 2011-12-01 Kemet Electronics Corporation Electronic component termination and assembly by means of transient liquid phase sintering and polymer solder pastes
US20140002952A1 (en) * 2010-05-26 2014-01-02 Kemet Electrinics Corporation Leadless Multi-Layered Ceramic Capacitor Stacks
US20170025223A1 (en) * 2010-05-26 2017-01-26 Kemet Electronics Corporation Electronic Component Structures with Reduced Microphonic Noise
US9106005B2 (en) * 2011-01-31 2015-08-11 Fujitsu Component Limited Surface mount device
US20130107419A1 (en) * 2011-10-28 2013-05-02 Kemet Electronics Corporation Multilayered ceramic capacitor with improved lead frame attachment
US20130284501A1 (en) * 2012-04-27 2013-10-31 Kemet Electronics Corporation Coefficient of thermal expansion compensating compliant component
US20150287670A1 (en) * 2012-09-07 2015-10-08 Mitsubishi Electric Corporation Power semiconductor device

Also Published As

Publication number Publication date
US10186497B2 (en) 2019-01-22
US9647363B2 (en) 2017-05-09
US20160087361A1 (en) 2016-03-24

Similar Documents

Publication Publication Date Title
US10522483B2 (en) Package assembly for embedded die and associated techniques and configurations
US10205292B2 (en) Socket contact techniques and configurations
US10595409B2 (en) Electro-magnetic interference (EMI) shielding techniques and configurations
US20150255411A1 (en) Die-to-die bonding and associated package configurations
US9991223B2 (en) Semiconductor package alignment frame for local reflow
JP6130880B2 (en) Technologies and configurations related to capductor assemblies
US10128205B2 (en) Embedded die flip-chip package assembly
US20150014852A1 (en) Package assembly configurations for multiple dies and associated techniques
US10276483B2 (en) Coaxial vias
US10186497B2 (en) Techniques and configurations to control movement and position of surface mounted electrical devices
US10522455B2 (en) Integrated circuit package substrate
US10321573B2 (en) Solder contacts for socket assemblies
US9478881B2 (en) Snap connector for socket assembly and associated techniques and configurations

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230122