US20170229350A1 - Single spacer for complementary metal oxide semiconductor process flow - Google Patents
Single spacer for complementary metal oxide semiconductor process flow Download PDFInfo
- Publication number
- US20170229350A1 US20170229350A1 US15/240,578 US201615240578A US2017229350A1 US 20170229350 A1 US20170229350 A1 US 20170229350A1 US 201615240578 A US201615240578 A US 201615240578A US 2017229350 A1 US2017229350 A1 US 2017229350A1
- Authority
- US
- United States
- Prior art keywords
- dielectric
- fin
- semiconductor material
- epitaxial semiconductor
- fin structures
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 202
- 238000000034 method Methods 0.000 title claims abstract description 105
- 125000006850 spacer group Chemical group 0.000 title claims abstract description 77
- 230000000295 complement effect Effects 0.000 title description 4
- 229910044991 metal oxide Inorganic materials 0.000 title description 4
- 150000004706 metal oxides Chemical class 0.000 title description 4
- 239000000463 material Substances 0.000 claims abstract description 176
- 238000000151 deposition Methods 0.000 claims description 30
- 238000005530 etching Methods 0.000 claims description 25
- 229910052732 germanium Inorganic materials 0.000 claims description 23
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 23
- 239000002019 doping agent Substances 0.000 claims description 16
- 229910052735 hafnium Inorganic materials 0.000 claims description 9
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 9
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 7
- 229910052760 oxygen Inorganic materials 0.000 claims description 7
- 239000001301 oxygen Substances 0.000 claims description 7
- 230000001590 oxidative effect Effects 0.000 claims 7
- 239000003989 dielectric material Substances 0.000 description 52
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 20
- 239000010703 silicon Substances 0.000 description 20
- 230000008021 deposition Effects 0.000 description 16
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 13
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 238000005137 deposition process Methods 0.000 description 12
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 11
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 10
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 9
- 229910052799 carbon Inorganic materials 0.000 description 9
- 238000001020 plasma etching Methods 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- 238000011065 in-situ storage Methods 0.000 description 8
- 230000003647 oxidation Effects 0.000 description 8
- 238000007254 oxidation reaction Methods 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- -1 metal silicates Chemical class 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 230000005669 field effect Effects 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
- 125000001495 ethyl group Chemical group [H]C([H])([H])C([H])([H])* 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- YWWDBCBWQNCYNR-UHFFFAOYSA-N trimethylphosphine Chemical compound CP(C)C YWWDBCBWQNCYNR-UHFFFAOYSA-N 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- YOTZYFSGUCFUKA-UHFFFAOYSA-N dimethylphosphine Chemical compound CPC YOTZYFSGUCFUKA-UHFFFAOYSA-N 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 229910021483 silicon-carbon alloy Inorganic materials 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- 239000004721 Polyphenylene oxide Substances 0.000 description 1
- 239000004734 Polyphenylene sulfide Substances 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910007991 Si-N Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910006294 Si—N Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 150000004645 aluminates Chemical class 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910000070 arsenic hydride Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 125000000484 butyl group Chemical group [H]C([*])([H])C([H])([H])C([H])([H])C([H])([H])[H] 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- ZOCHARZZJNPSEU-UHFFFAOYSA-N diboron Chemical compound B#B ZOCHARZZJNPSEU-UHFFFAOYSA-N 0.000 description 1
- OXTURSYJKMYFLT-UHFFFAOYSA-N dichlorogermane Chemical compound Cl[GeH2]Cl OXTURSYJKMYFLT-UHFFFAOYSA-N 0.000 description 1
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 1
- VZZJVOCVAZHETD-UHFFFAOYSA-N diethylphosphane Chemical compound CCPCC VZZJVOCVAZHETD-UHFFFAOYSA-N 0.000 description 1
- VXGHASBVNMHGDI-UHFFFAOYSA-N digermane Chemical compound [Ge][Ge] VXGHASBVNMHGDI-UHFFFAOYSA-N 0.000 description 1
- UCMVNBCLTOOHMN-UHFFFAOYSA-N dimethyl(silyl)silane Chemical compound C[SiH](C)[SiH3] UCMVNBCLTOOHMN-UHFFFAOYSA-N 0.000 description 1
- UBHZUDXTHNMNLD-UHFFFAOYSA-N dimethylsilane Chemical compound C[SiH2]C UBHZUDXTHNMNLD-UHFFFAOYSA-N 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- KCWYOFZQRFCIIE-UHFFFAOYSA-N ethylsilane Chemical compound CC[SiH3] KCWYOFZQRFCIIE-UHFFFAOYSA-N 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000003574 free electron Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- NEXSMEBSBIABKL-UHFFFAOYSA-N hexamethyldisilane Chemical compound C[Si](C)(C)[Si](C)(C)C NEXSMEBSBIABKL-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 1
- IQCYANORSDPPDT-UHFFFAOYSA-N methyl(silyl)silane Chemical compound C[SiH2][SiH3] IQCYANORSDPPDT-UHFFFAOYSA-N 0.000 description 1
- UIUXUFNYAYAMOE-UHFFFAOYSA-N methylsilane Chemical compound [SiH3]C UIUXUFNYAYAMOE-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 150000002894 organic compounds Chemical class 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229920006122 polyamide resin Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910021426 porous silicon Inorganic materials 0.000 description 1
- 125000001436 propyl group Chemical group [H]C([*])([H])C([H])([H])C([H])([H])[H] 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- IEXRMSFAVATTJX-UHFFFAOYSA-N tetrachlorogermane Chemical compound Cl[Ge](Cl)(Cl)Cl IEXRMSFAVATTJX-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- LXEXBJXDGVGRAR-UHFFFAOYSA-N trichloro(trichlorosilyl)silane Chemical compound Cl[Si](Cl)(Cl)[Si](Cl)(Cl)Cl LXEXBJXDGVGRAR-UHFFFAOYSA-N 0.000 description 1
- MUDDKLJPADVVKF-UHFFFAOYSA-N trichlorogermane Chemical compound Cl[GeH](Cl)Cl MUDDKLJPADVVKF-UHFFFAOYSA-N 0.000 description 1
- ZDHXKXAHOVTTAH-UHFFFAOYSA-N trichlorosilane Chemical compound Cl[SiH](Cl)Cl ZDHXKXAHOVTTAH-UHFFFAOYSA-N 0.000 description 1
- 239000005052 trichlorosilane Substances 0.000 description 1
- RXJKFRMDXUJTEX-UHFFFAOYSA-N triethylphosphine Chemical compound CCP(CC)CC RXJKFRMDXUJTEX-UHFFFAOYSA-N 0.000 description 1
- VEDJZFSRVVQBIL-UHFFFAOYSA-N trisilane Chemical compound [SiH3][SiH2][SiH3] VEDJZFSRVVQBIL-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229920006337 unsaturated polyester resin Polymers 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
Definitions
- the present disclosure relates to semiconductor devices, and more particularly to complementary metal oxide semiconductor process flows.
- CMOS complementary metal oxide semiconductor
- a method of forming a semiconductor device includes providing a first plurality of fin structures in a first conductivity device region and providing a second plurality of fin structures in a second conductivity device region.
- a high-k dielectric fin liner is formed on at least one of the first and second plurality of fin structures.
- a gate structure including a low-k dielectric gate sidewall spacer is formed on the channel region of said at least one of the first and second plurality of fin structures.
- a first epitaxial semiconductor material is formed on one for said first and second plurality of fin structures from which the high-k dielectric fin liner is removed, wherein a remaining portion of the high-k dielectric fin liner remains on a second of said first and second plurality of fin structures to obstruct said first epitaxial semiconductor material from being formed thereon.
- the first epitaxial semiconductor material is oxidized.
- a remaining portion of the high-k dielectric fin liner is removed.
- a second epitaxial semiconductor material is formed on said second of said first and second plurality of fin structures.
- the method of forming a semiconductor device may include forming a dielectric fin liner comprising hafnium and oxygen on at least one of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region, and forming a gate structure including a SiOCN dielectric gate sidewall spacer on the channel region of said at least one of the first and second plurality of fin structures.
- a first epitaxial semiconductor material is formed on one for said first and second plurality of fin structures from which the dielectric fin liner is removed, wherein a remaining portion of the dielectric fin liner remains on a second of said first and second plurality of fin structure.
- the first epitaxial semiconductor material is oxidized.
- a remaining portion of the dielectric fin liner is removed.
- a second epitaxial semiconductor material is formed on said second of said first and second plurality of fin structures.
- the semiconductor device comprises p-type FinFETs in a first device region and n-type FinFETs in a second device region of a substrate.
- a gate structure may be present on a channel portion for each of the fin structures for each of the p-type and n-type FinFETs.
- Gate sidewall spacers of a low-k dielectric material are present on the gate structures for each of the n-type FinFETs and the p-type FinFETs. The gate sidewall spacers for each of the n-type and p-type FinFETs have substantially a same width.
- FIG. 1A is a top down view of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region, in accordance with one embodiment of the present disclosure.
- FIG. 1B is a side cross-sectional view along section line A-A of FIG. 1A .
- FIG. 2 is a side cross-sectional view depicting forming a high-k fin liner on the structure depicted in FIG. 1B , in accordance with one embodiment of the present disclosure.
- FIG. 3 is a side cross-sectional view depicting one embodiment of forming a block mask over the second device region, and removing the high-k fin liner from the first device region, in accordance with the present disclosure.
- FIG. 4 is a side cross-sectional view depicting one embodiment of forming an oxide liner over the fin structures in the first device region and the second device region.
- FIG. 5A is a side cross-sectional view depicting forming a gate structure on the channel portion of the fin structures in the first device region and the second device region, and removing a portion of the oxide layer that is not covered by the gate structure, in accordance with one embodiment of the present disclosure.
- FIG. 5B is a side cross-sectional view of the structures depicted in FIG. 5A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 6A is a side cross-sectional view depicting depositing a low-k dielectric material layer for forming a low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure.
- FIG. 6B is a side cross-sectional view of the structures depicted in FIG. 6A , in which the cross section is through the center of the gate structure i.e., perpendicular to the gate structure.
- FIG. 7A is a side cross-sectional view depicting etching the low-k dielectric material layer to form the low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure.
- FIG. 7B is a side cross-sectional view of the structures depicted in FIG. 7A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure.
- FIG. 8A is a side cross-sectional view depicting one embodiment of forming a first epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the first device region, in accordance with one embodiment of the present disclosure.
- FIG. 8B is a side cross-sectional view of the structures depicted in FIG. 8A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure.
- FIG. 9A is a side cross-sectional view depicting one embodiment of forming an oxide liner on the first epitaxial semiconductor material, in accordance with one embodiment of the present disclosure.
- FIG. 9B is a side cross-sectional view of the structures depicted in FIG. 9A , in which the cross section is through the center of the gate structure.
- FIG. 10A is a side cross-sectional view of removing the high-k dielectric fin liner from the fin structures in the second device region, in accordance with one embodiment of the present disclosure.
- FIG. 10B is a side cross-sectional view of the structures depicted in FIG. 10A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure.
- FIG. 11A is a side cross-sectional view depicting one embodiment of forming a second epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the second device region, in accordance with one embodiment of the present disclosure.
- FIG. 11B is a side cross-sectional view of the structures depicted in FIG. 11A , in which the cross section is through the center of the gate structure.
- FIG. 12A is a side cross-sectional view depicting forming a gate structure on the structure depicted in FIG. 2 , in accordance with one embodiment of the present disclosure.
- FIG. 12B is a side cross-sectional view of the structures depicted in FIG. 12A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 13A is a side cross-sectional view depicting forming a block mask over the second device region, and removing the high-k dielectric fin liner from the first device region.
- FIG. 13B is a side cross-sectional view of the structures depicted in FIG. 13A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 14A is a side cross-sectional view depicting depositing a low-k dielectric material layer for forming a low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure.
- FIG. 14B is a side cross-sectional view of the structures depicted in FIG. 14A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 15A is a side cross-sectional view depicting etching the low-k dielectric material layer that is depicted in FIG. 14A to form the low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure.
- FIG. 15B is a side cross-sectional view of the structures depicted in FIG. 15A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 16A is a side cross-sectional view depicting one embodiment of forming a first epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the first device region, in accordance with one embodiment of the present disclosure.
- FIG. 16B is a side cross-sectional view of the structures depicted in FIG. 16A , in which the cross section is through the center of the gate structure.
- FIG. 17A is a side cross-sectional view depicting one embodiment of forming a second epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the second device region, in accordance with one embodiment of the present disclosure.
- FIG. 17B is a side cross-sectional view of the structures depicted in FIG. 17A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 18A is a side cross-sectional view depicting depositing a low-k dielectric material layer for forming a low-k dielectric gate sidewall spacer on the structure depicted in FIG. 12A , in accordance with one embodiment of the present disclosure.
- FIG. 18B is a side cross-sectional view of the structures depicted in FIG. 18A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 19A is a side cross-sectional view depicting forming a block mask 30 over the second device region after etching the low-k dielectric material layer to form the low-k dielectric gate sidewall spacer, and removing the high-k dielectric fin liner from the first device region, in accordance with one embodiment of the present disclosure.
- FIG. 19B is a side cross-sectional view of the structures depicted in FIG. 19A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure.
- FIG. 20A is a side cross-sectional view depicting one embodiment of forming a first epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the first device region of FIGS. 19A and 19B , in accordance with one embodiment of the present disclosure.
- FIG. 20B is a side cross-sectional view of the structures depicted in FIG. 20A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- FIG. 21A is a side cross-sectional view depicting forming an oxide liner on the first epitaxial semiconductor material, removing the high-k dielectric fin liner from the fin structures in the second device region, and forming a second epitaxial semiconductor material on the fin structures in the second device region, in accordance with the present disclosure.
- FIG. 21B is a side cross-sectional view of the structures depicted in FIG. 21A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure.
- first element such as a first structure
- second element such as a second structure
- intervening elements such as an interface structure, e.g. interface layer
- directly contact means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- the structures and methods that are disclosed herein provide a method for enabling the use of a single low-k gate structure spacer for forming the source and drain regions on the fin structures of both n-type and p-type semiconductor devices in a complementary metal oxide semiconductor (CMOS) device arrangement.
- Low-k gate structure spacers can be advantageous for reducing parasitic capacitance.
- gate structures spacers have conventionally been made of silicon nitride, which has a relatively high dielectric constant value (i.e., a high k value) of, e.g., about 7-8.
- the high-k silicon nitride spacers usually tend to increase the parasitic capacitance between the gate electrode and self-alighted contacts on source/drain regions of the transistor, which often reduces the switching speed of the transistor.
- low-k dielectric materials e.g., k ⁇ 6 are sometimes implemented to fabricate sidewall spacers in order to improve the transistor performance.
- SiBCN which has a dielectric constant on the order of approximately 5.
- SiOCN is being integrated into CMOS designed in accordance with the methods disclosed herein.
- the dielectric constant of SiOCN may range from 2.8 to 3.5.
- CMOS process flows employing spacers composed of SiBCN are not applicable to similar process flows including spacers composed of SiOCN, because SiOCN does not have the same wet etch resistant qualities as SiBCN.
- SiOCN does not have the same wet etch resistant qualities as SiBCN.
- the methods and structures disclosed herein provide a process flow for CMOS device integration employing a single gate sidewall spacer of low-k SiOCN, which achieves equal n-type and p-type spacer thickness using a fin structure liner of an etch resistant material, such as hafnium and oxygen containing dielectrics, e.g., HfO x .
- the methods and structures provided herein eliminate the need for a silicon nitride cap layers, as used for etch selectivity in process flows employing SiBCN spacers.
- SiOCN is one example of a low-k dielectric suitable for gate sidewall spacers in accordance with the methods disclosed herein
- the methods disclosed herein may also decrease the aspect ratio challenges in etching spacers for fin containing structures using anisotropic etch processes, such as reactive ion etch.
- anisotropic etch processes such as reactive ion etch.
- the processes provided herein reduce spacer slimming, which allows that the spacers be originally formed with a lesser width and/or thickness.
- the methods disclosed herein increase the process window in tight pitch areas.
- the methods and structures of the present disclosure use a fin liner composed of a high-k material, e.g., a hafnium and oxygen containing dielectric, such as hafnium oxide, to protect, i.e., block, p-type doped epitaxially formed semiconductor material from being forming in the n-type device region of a CMOS device arrangement. Thereafter, an oxidation layer is used to prevent, i.e., block, n-type doped epitaxially formed semiconductor material from being formed in the p-type device region of the CMOS device arrangement.
- a fin liner composed of a high-k material, e.g., a hafnium and oxygen containing dielectric, such as hafnium oxide
- the methods used herein can employ other low-k compositions, such as SiOCN.
- the high-k fin liner is removed before the gate structures are patterned.
- the high-k fin liner is removed after the gate structure is patterned.
- EG oxide is not required and the high-k liner may be used as an etch step, i.e., RIE stop, for forming components of the gate structure.
- the high-k fin liner is removed after the spacer etch step, i.e., spacer RIE.
- the high-k fin liner may protect both the fin structures for the n-type devices and the fin structures for the p-type devices during spacer etch, i.e., spacer RIE. Further details regarding the method and structures of the present disclosure are now described with reference to FIGS. 1A-21B .
- FIGS. 1A and 1B depict one embodiment of a plurality of fin structures 10 in a first region 15 and a second region 20 of a semiconductor substrate 5 .
- the first region 15 of the semiconductor substrate 5 may be further processed to provide at least one first conductivity type semiconductor device.
- the second region 20 of the semiconductor substrate 5 may be further processed to provide at least one second conductivity type semiconductor device.
- the term conductivity type denotes either a p-type conductivity or an n-type conductivity.
- the fin structures 10 in the first device region 15 will be processed to provide p-type semiconductor devices, such as p-type Fin Field Effect Transistors (p-FinFETs), and the fin structures 10 in the second device region 20 will be processed to provide n-type semiconductor devices, such as n-type Fin Field Effect Transistors (n-FinFETs).
- p-FinFETs p-type Fin Field Effect Transistors
- n-FinFETs n-type Fin Field Effect Transistors
- fin structure refers to a semiconductor material, which can be employed as the body of a semiconductor device, in which the gate structure is positioned around the fin structure such that charge flows down the channel on the two sidewalls of the fin structure and optionally along the top surface of the fin structure.
- the fin structures 10 present in the first and second device regions 15 , 20 are processed to provide FinFETs.
- a field effect transistor (FET) is a semiconductor device in which output current, i.e., source-drain current, is controlled by the voltage applied to a gate structure to the channel of a semiconductor device.
- a finFET is a semiconductor device that positions the channel region of the semiconductor device in a fin structure.
- the term “drain” means a doped region in semiconductor device located at the end of the channel region, in which carriers are flowing out of the transistor through the drain.
- the term “source” is a doped region in the semiconductor device, in which majority carriers are flowing into the channel region.
- the source and drain regions of a finFET are typically formed on source and drain portions of the fin structures that are on opposing sides of the portion of the fin structure containing the channel region.
- epitaxial semiconductor material provides portions of the source and drains regions of the FinFET, in which the epitaxial semiconductor material is formed on a portion of the source and drain portions of the fin structure.
- the semiconductor material that provides the fin structures 10 may be a semiconducting material including, but not limited to silicon, strained silicon, a silicon carbon alloy (e.g., silicon doped with carbon (Si:C), silicon germanium, a silicon germanium and carbon alloy (e.g., silicon germanium doped with carbon (SiGe:C), silicon alloys, germanium, germanium alloys, gallium arsenic, indium arsenic, indium phosphide, as well as other III/V and II/VI compound semiconductors.
- the fin structures 10 that are present in the first device region 15 are composed of silicon germanium (SiGe)
- the fin structures 10 that are present in the second device region 20 are composed of silicon (Si).
- the plurality of fin structures 10 may be formed from a semiconductor on insulator (SOI) substrate, or a bulk semiconductor substrate, using deposition photolithography and etch processes.
- the patterning process used to define each of the fin structures 10 is a sidewall image transfer (SIT) process.
- Each of the fin structures 10 may have a height ranging from 5 nm to 200 nm. In another embodiment, each of the fin structures 10 has a height ranging from 10 nm to 100 nm. In one example, each of the fin structures 10 has a height ranging from 20 nm to 50 nm. Each of the plurality of fin structures 10 may have a width of less than 20 nm. In another embodiment, each of the fin structures 10 has a width ranging from 3 nm to 8 nm. Although four fin structures 10 are present in each of the first and second device regions 15 , 20 of the semiconductor substrate 5 that is depicted in FIGS. 1A and 1B , the present disclosure is not limited to only this example.
- any number of fin structures 10 may be present in the first device region 15 and the second device region 20 .
- the pitch separating adjacent fin structures 10 may range from 35 nm to 45 nm. In another example, the pitch separating adjacent fin structures 10 may range from 30 nm to 40 nm. It is noted that the above examples for pitch are provided for illustrative purposes only, and that any pitch may be used with the methods and structures of the present disclosure including a pitch below 30 nm.
- a dielectric material may be present filling the trenches that are separating the adjacent fin structures 10 .
- the dielectric material may be an isolating dielectric 6 that provides for isolation between the adjacent fin structures 10 .
- the isolating dielectric 6 may be an oxide, such as silicon oxide.
- the isolating dielectric 6 may be formed by a deposition process, such as plasma enhanced chemical vapor deposition (PECVD).
- FIG. 2 depicts one embodiment of forming a high-k dielectric fin liner 25 on the structure depicted in FIG. 1B .
- the term “high-k” as used to describe the material of the high-k dielectric fin liner 25 denotes a dielectric material having a dielectric constant greater than silicon oxide (SiO 2 ) at room temperature (20° C. to 25° C.) and atmospheric pressure (1 atm).
- a high-k dielectric material of the high-k dielectric fin liner 25 may have a dielectric constant greater than 4.0.
- the high-k gate dielectric material of the high-k dielectric fin liner 25 has a dielectric constant greater than 7.0
- the high-k dielectric material for the high-k dielectric fin liner 25 can include at least one metallic element.
- the high-k dielectric fin liner 25 may be composed of at least hafnium and oxygen.
- the high-k dielectric employed for the high-k fin liner 25 is selected from the group consisting of hafnium oxide (HfO 2 ), hafnium silicate (HfSiO), nitrided hafnium silicate (HfSiON), hafnium oxynitride (HfO x N y ) and combinations thereof.
- the high-k dielectric fin liner 25 may be blanket deposited on the fin structures 10 in the first device region 15 and the second device region 20 , as well as the upper surface of the isolating dielectric 6 separating the adjacent fin structures 10 . In some embodiments, the high-k dielectric fin liner 25 is formed on the upper and sidewall surfaces of the fin structures 10 . The high-k dielectric fin liner 25 may be deposited using a conformal deposition process.
- conformal denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer.
- the high-k dielectric fin liner 25 may be deposited by chemical vapor deposition (CVD). Variations of CVD processes suitable for depositing the high-k dielectric fin liner 25 include, but are not limited to, atmospheric pressure chemical vapor deposition (APCVD), low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), and combinations thereof.
- APCVD atmospheric pressure chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- MOCVD metal organic chemical vapor deposition
- ALD atomic layer deposition
- the thickness of the high-k dielectric fin liner 25 is greater than 0.8 nm. More typically, the high-k dielectric fin liner 25 has a thickness ranging from about 1.0 nm to about 6.0 nm.
- FIG. 3 depicts one embodiment of forming a block mask 30 over the second device region 20 , and removing the high-k dielectric fin liner 25 from the first device region 15 .
- Forming the block mask 30 may include blanket depositing an organic planarization layer (OPL) 31 .
- OPL 31 may include a photosensitive organic polymer or an etch type organic compound. Suitable photosensitive organic polymers include polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylenether resin, polyphenylenesulfide resin, or benzocyclobutene (BCB). These materials may be formed using spin-on techniques.
- Above OPL 31 is an SiARC layer 32 followed by a photo mask (not shown) that will be used for block lithography to define the block mask 30 .
- the photo mask layer may be provided by a blanket layer of photoresist material that is formed utilizing a deposition process such as, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, evaporation or spin-on coating.
- the blanket layer of photoresist material is then patterned to provide the photo mask utilizing a lithographic process that may include exposing the photoresist material to a pattern of radiation and developing the exposed photoresist material utilizing a resist developer.
- an etching process may remove the unprotected portions of the SiARC layer 32 and the OPL layer 31 , wherein the remaining portions of the SiARC layer 32 and the OPL layer 31 provide the block mask 30 .
- the block mask 30 is present overlying the portion of the high-k dielectric fin liner 25 that is present in the second device region 20 while the portion of the high-k dielectric fin liner 35 that is present in the first device region 15 is exposed. Following patterning of the block mask 30 , the photo mask is removed.
- a selective etch in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied.
- a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 10:1 or greater, e.g., 100:1 or greater, or 1000:1 or greater.
- the high-k dielectric fin liner 25 that is present in the first device region 15 is removed by an etch that is selective to at least the fin structures 10 and the block mask 30 .
- the etch process for removing the high-k dielectric fin liner 25 may be an anisotropic etch, such as reactive ion etch, or an isotropic etch, such as a wet chemical etch.
- the block mask 30 can be removed.
- the block mask 30 may be removed using selective etching.
- FIG. 4 depicts one embodiment of forming an oxide liner 35 over the fin structures 10 in the first device region 15 and the second device region 20 .
- the oxide liner 35 may be formed in direct contact with the fin structures 10 in the first device region 15 , and in direct contact with the high-k dielectric fin liner 25 that is present in the second device region 20 .
- the oxide liner 35 may be composed of any oxide containing dielectric.
- the oxide liner 35 may be composed of silicon oxide. It is noted that other materials have also been contemplated for the composition of the oxide liner 35 .
- the oxide liner 35 may be formed using a deposition process, such as plasma enhanced chemical vapor deposition (PECVD), or may be formed using a growth process, such as thermal oxidation.
- PECVD plasma enhanced chemical vapor deposition
- the oxide liner 35 is typically a conformal layer.
- the thickness of the oxide liner 35 is greater than 0.8 nm. More typically, the oxide liner 35 has a thickness ranging from about 1.0 nm to about 6.0 nm. It is noted that greater thicknesses than 6.0 nm may also be used for the oxide liner 35 .
- FIGS. 5A and 5B depict one embodiment of forming a gate structure 40 on the channel portion of the fin structures 10 in the first device region 15 and the second device region 20 , and removing a portion of the oxide layer 35 that is not covered by the gate structure 40 .
- the “gate structure” functions to switch the semiconductor device from an “on” to “off” state, and vice versa.
- the gates structure 40 is formed on the channel region of the fin structures 10 .
- the gate structure 40 typically includes at least a gate dielectric (not shown) that is present on the channel region of the fin structure 10 , and a gate electrode 39 that is present on the gate dielectric.
- the at least one gate dielectric layer includes, but is not limited to, an oxide, nitride, oxynitride and/or silicates including metal silicates, aluminates, titanates and nitrides.
- the oxide may be selected from the group including, but not limited to, SiO 2 , HfO 2 , ZrO 2 , Al 2 O 3 , TiO 2 , La 2 O 3 , SrTiO 3 , LaAlO 3 , Y 2 O 3 and mixture thereof.
- the physical thickness of the at least one gate dielectric layer may vary, but typically, the at least one gate dielectric layer 13 has a thickness from 1 nm to 10 nm. In another embodiment, the at least one gate dielectric layer 13 has a thickness from 1 nm to 3 nm.
- the conductive material of the gate electrode 39 may comprise polysilicon, SiGe, a silicide, a metal or a metal-silicon-nitride such as Ta—Si—N.
- metals that can be used as the gate electrode 14 include, but are not limited to, Al, W, Cu, and Ti or other like conductive metals.
- the layer of conductive material for the gate electrode 39 may be doped or undoped. If doped, an in-situ doping deposition process may be employed. Alternatively, a doped conductive material can be formed by deposition, ion implantation and annealing.
- the gate structure 40 further includes a cap composed of a first layer 38 that is present atop the gate conductor 39 of a nitride, such as silicon nitride, and a second layer 37 of an oxide, such as silicon oxide, that is present atop the first layer 38 . It is noted that other cap configurations are equally suitable for the present disclosure.
- the gate structure 40 may be formed by using a deposition method, such as a chemical vapor deposition method and/or a physical vapor deposition (PVD), to deposit the material layers for the at least one gate dielectric layer and the at least one gate electrode followed by photolithography and etch processing.
- a deposition method such as a chemical vapor deposition method and/or a physical vapor deposition (PVD)
- PVD physical vapor deposition
- the cap composed of the first layer 38 and the second layer 37 provides a hardmask as part of the photolithography and etch processing used to define the geometry of the gate structure 40 .
- the gate structures may also be formed using sidewall image transfer (SIT).
- FIGS. 5A and 5B also depict stripping the oxide liner 35 .
- the oxide liner 35 is stripped after forming the gate structure 40 . Therefore, the entirety of the oxide liner 35 may be removed with the exception of the portion of the oxide liner 35 that is positioned under the gate structure 40 .
- the oxide liner 35 is removed by an etch that is selective to the fin structures 10 .
- the oxide liner 35 may be removed by a wet chemical etch. In other examples, the oxide liner 35 can be removed using reactive ion etch.
- FIGS. 6A and 6B depict one embodiment of forming a low-k dielectric layer 45 composed of silicon, carbon, oxygen and nitrogen on at least the gate structures 40 and the fin structures 10 in the first device region 15 and the second device region 20 .
- the low-k dielectric layer 45 provides the low-k gate sidewall spacers that are formed on the sidewalls of the gate structures 40 .
- the low-k sidewalls spacers are a single spacer for each of the gate structures 40 in the first device region 15 and the second device region 20 .
- the low-k sidewall spacers in the first device region 15 have the same dimensions, e.g., width, as the low-k spacers in the second device region 20 .
- a low-k dielectric material as used in the low-k dielectric layer 45 may have a dielectric constant that is less than 4.0, e.g., 3.9.
- the low-k material that provides the outer spacer layer 25 may have a dielectric constant ranging from 1.0 to 3.5.
- the low-k material that provides the outer spacer layer 25 may have a dielectric constant ranging from 1.75 to 3.2.
- a material suitable for the low-k materials for the low-k dielectric layer 45 may include silicon oxycarbonitride (SiOCN). Although silicon oxycarbonitride (SiOCN) is used in the present example, other low-k materials that may also be used for the low-k dielectric layer 45 may include fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, organosilicate glass (OSG), diamond-like carbon (DLC) and combinations thereof.
- SiOCN silicon oxycarbonitride
- SiOCN silicon oxycarbonitride
- other low-k materials that may also be used for the low-k dielectric layer 45 may include fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, organosilicate glass (OSG), diamond-like carbon (DLC) and combinations thereof.
- the low-k dielectric layer 45 may be conformally deposited using chemical vapor deposition (CVD). Variations of CVD processes suitable for forming the first dielectric layer include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (PECVD), Metal-Organic CVD (MOCVD) and combinations thereof may also be employed.
- APCVD Atmospheric Pressure CVD
- LPCVD Low Pressure CVD
- PECVD Plasma Enhanced CVD
- MOCVD Metal-Organic CVD
- the low-k dielectric layer 45 may have a thickness ranging from 5 nm to 30 nm. In another embodiment, the low-k dielectric layer 45 may have a thickness ranging from 7 nm to 15 nm.
- FIGS. 7A and 7B depict etching the low-k dielectric material layer 45 to form the low-k dielectric gate sidewall spacer 50 .
- an etch process is used to remove the portions of the low-k dielectric material layer 45 that are not present on the sidewalls of the gate structures 40 .
- the remaining portions of the low-k dielectric material layer 45 that are present on the sidewalls of the gate structures 40 provide the low-k dielectric gate sidewall spacers 40 .
- removing the low-k dielectric material layer 45 from the fin structures 10 in the second device region 20 exposes the high-k dielectric fin liner 25 that is present on the fin structures 10 .
- the etch chemistry for etching the low-k dielectric material layer 45 may be selective to the high-k dielectric fin liner 25 . In some embodiments, removing the low-k dielectric material layer 45 from the fin structures 10 in the first device region 15 exposed the exterior surfaces of the fin structures 10 . Therefore, in some embodiments, the etch chemistry for etching the low-k dielectric material layer 45 may be selective to the fin structures 10 .
- the etch process for etching the low-k dielectric material layer 45 and forming the low-k dielectric gate sidewall spacers 50 includes an anisotropic etch.
- anisotropic etch process denotes a material removal process in which the etch rate in the direction normal to the surface to be etched is greater than in the direction parallel to the surface to be etched.
- the anisotropic etch may include reactive-ion etching (RIE).
- RIE reactive-ion etching
- Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation.
- the etch process for etching the low-k dielectric material layer 45 is a timed etch or employs end point detection to determine when the etch process is to be terminated.
- the etch process may continue until the portions of the low-k dielectric material layer 45 is removed from the upper surfaces of the gate structure 40 , i.e., removed from the upper surface of the second layer 37 of the dielectric cap, and is removed from the fin structures 10 , and the isolation regions 6 between the fin structures 10 .
- the remaining portions of the low-k dielectric material 45 are present on the sidewalls of the gate structures 40 , and provides the low-k dielectric gate sidewall spacers 50 .
- the width of low-k dielectric gate sidewalls spacers 50 in the first device region 15 is substantially equal to the width of the low-k dielectric gate sidewall spacers 50 in the second device region 20 .
- the width of the low-k dielectric gate sidewall spacers ranges from 1 nm to 10 nm. In another embodiment, the width of the low-k dielectric gate sidewall spacers ranges from 2 nm to 5 nm.
- FIGS. 8A and 8B depict one embodiment of forming a first epitaxial semiconductor material 50 for the source and drain regions of the semiconductor devices being formed in the first device region 15 .
- the term “epitaxial semiconductor material” denotes a semiconductor material that has been formed using an epitaxial deposition or growth process.
- “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface.
- the depositing atoms arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface.
- an epitaxial film deposited on a ⁇ 100 ⁇ crystal surface will take on a ⁇ 100 ⁇ orientation.
- the epitaxial deposition process is a selective deposition method, in which the epitaxial semiconductor material is formed only on semiconductor material deposition surfaces.
- the epitaxial deposition process will not form epitaxial semiconductor material on dielectric surfaces. Therefore, epitaxial semiconductor material is not formed on the high-k dielectric fin liner 25 covering the fin structures 10 in the second device region 20 .
- the first epitaxial semiconductor material 50 formed on the fin structures 10 of Fin Field Effect Transistors may provide a component of the source and drain regions of the FinFETs in the first device region 15 .
- the FinFETs in the first device region 15 are a first conductivity
- the FinFETs being formed in the second device region 20 are a second conductivity.
- the first epitaxial material 50 may be p-type doped epitaxial semiconductor material to provide the p-type source regions and p-type drain regions of a p-type FinFET in the first device region 15 , wherein the second device region 20 may be subsequently processed to provide n-type FinFETs.
- the first epitaxial semiconductor material 50 that provides the p-type source and drain regions may be composed of silicon (Si), germanium (Ge), silicon germanium (SiGe), or a combination thereof.
- the p-type source and drain regions are provided by silicon germanium (SiGe) epitaxial semiconductor material 50 .
- a number of different sources may be used for the epitaxial deposition of the first epitaxial semiconductor material 50 .
- silicon including source gasses may include silane, disilane, trisilane, tetrasilane, hexachlorodisilane, tetrachlorosilane, dichlorosilane, trichlorosilane, methylsilane, dimethylsilane, ethylsilane, methyldisilane, dimethyldisilane, hexamethyldisilane and combinations thereof.
- germanium including source gasses for epitaxially forming the epitaxial semiconductor material 50 of a germanium containing semiconductor examples include germane, digermane, halogermane, dichlorogermane, trichlorogermane, tetrachlorogermane and combinations thereof.
- Epitaxial deposition may be carried out in a chemical vapor deposition apparatus, such as a metal organic chemical vapor deposition (MOCVD) apparatus or a plasma enhanced chemical vapor deposition (PECVD) apparatus.
- the temperature for epitaxial deposition typically ranges from 550° C. to 900° C. Although higher temperature typically results in faster deposition, the faster deposition may result in crystal defects and film cracking.
- the thickness of epitaxial semiconductor material 50 may range from 10 nm to 100 nm. In another embodiment, the thickness of epitaxial semiconductor material 50 may range from 40 nm to 60 nm.
- the first epitaxial semiconductor material 50 may be in situ doped to a p-type conductivity.
- the term “in situ” denotes that a dopant, e.g., n-type or p-type dopant, is introduced to the base semiconductor material, e.g., silicon or silicon germanium, during the formation of the base material.
- a dopant e.g., n-type or p-type dopant
- an in situ doped first epitaxial semiconductor material 50 may introduce p-type dopants to the material being formed during the epitaxial deposition process that includes p-type source gasses.
- p-type refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons.
- examples of p-type dopants include but are not limited to, boron, aluminum, gallium and indium.
- the p-type gas dopant source may include diborane (B 2 H 6 ).
- the epitaxial deposition process for forming the first epitaxial semiconductor material 50 may continue until the first epitaxial semiconductor material 50 that is formed on adjacent fin structures 10 contact one another to form merged epitaxial semiconductor material.
- an oxide liner 55 is formed on the epitaxial semiconductor material 50 .
- the oxide liner 55 is formed on the entirety of the exposed surfaces of the first epitaxial semiconductor material 50 .
- the oxide liner 55 may be formed using a thermal oxidation process.
- the thermal oxidation process applied to the first epitaxial semiconductor 50 produces a germanium containing oxide for the oxide liner 55 .
- the oxide liner 55 is formed on the entirety of the exterior surfaces of the first epitaxial semiconductor material 50 .
- the oxide liner 55 that is formed on the exterior surface of the first epitaxial semiconductor material 50 obstructs the subsequently formed second first epitaxial semiconductor material 60 provides the source and drain regions in the second device region 20 from being formed in the first device region 15 .
- the oxide liner 55 has a thickness ranging from 1 nm to 10 nm. In another embodiment, the oxide liner 55 has a thickness ranging from 2 nm to 5 nm. It is noted that greater thicknesses for the oxide liner 55 are also suitable for use with the present disclosure.
- FIGS. 10A and 10B illustrate removing the high-k dielectric fin liner 25 from the second device region 20 , which exposes the exterior surfaces of the fin structures 10 in the second device region 20 .
- the high-k dielectric fin liner 25 may be removed using a selective etch process.
- the high-k dielectric fin liner 25 can be removed using an etch that is selective to the fin structures 10 in the second device region 20 , and the oxide liner 55 in the first device region 10 .
- FIGS. 11A and 11B depict one embodiment of forming a second epitaxial semiconductor material 60 for the source and drain regions of the semiconductor devices being formed in the second device region 20 .
- the semiconductor devices in the second device region 20 have an opposite conductivity type as the semiconductor devices in the first device region 15 .
- the first device region 10 has been processed to provide n-type FinFET. Therefore, the second epitaxial semiconductor material 60 that is formed on the fin structures 10 in the second device region 20 typically has an n-type conductivity in order to provide n-type semiconductor devices, such as n-FinFETs.
- the oxide liner 55 obstructs the second epitaxial semiconductor material 60 from being formed on the first epitaxial semiconductor material 50 that is present in the first device region 15 .
- the second epitaxial semiconductor material 60 is composed of silicon (Si) that is in-situ doped with an n-type dopant to provide the n-type source and drain regions for the n-type conductivity semiconductor devices.
- the second epitaxial semiconductor material 60 may be composed of silicon doped with carbon (Si:C). It is noted that the epitaxial deposition process for forming the second epitaxial semiconductor material 60 is similar to the epitaxial deposition process that has been described above for forming the first epitaxial semiconductor material 50 . Therefore, the above description of epitaxial deposition and the source gasses for epitaxial deposition that have been described above with reference to FIGS. 8A and 8B for forming the first epitaxial semiconductor suitable is suitable for describing the second epitaxial semiconductor material 60 depicted in FIGS. 11A and 11B .
- the second epitaxial semiconductor material 60 may be n-type doped.
- n-type refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor.
- examples of n-type dopants, i.e., impurities include but are not limited to antimony, arsenic and phosphorous.
- the second epitaxial semiconductor material 60 may be in situ doped.
- Alkylphosphines include trimethylphosphine ((CH 3 ) 3 P), dimethylphosphine ((CH 3 ) 2 PH), triethylphosphine ((CH 3 CH 2 ) 3 P) and diethylphosphine ((CH 3 CH 2 ) 2 PH). It is noted that epitaxial deposition process may be continued until merged epitaxial semiconductor material is formed on the fin structures in the second device region 20 .
- the above described method provides p-type FinFETs in a first device region and n-type FinFETs in a second device region.
- a gate structure may be formed on a channel portion for each of the fin structures for each of the p-type and n-type FinFETs.
- Gate sidewall spacers of a low-k dielectric material, such as SiCON, is formed on the gate structures for each of the n-type FinFETs and the p-type FinFETs.
- the gate sidewall spacers for each of the n-type and p-type FinFETs have substantially the same width.
- the gate sidewall spacers for the n-type finFETs may include a high-k dielectric fin liner material present at the interface of the gate sidewall spacers, and the fin structures.
- the source and drain regions for the p-type FinFETs are typically composed of an epitaxial germanium containing material, such as silicon germanium.
- the exterior surface of the epitaxial germanium containing material may be oxidized.
- the source and drain regions of the n-type FinFETs may be composed of silicon epitaxial material, which typically does not include the oxidized surface that is present on the germanium containing epitaxial semiconductor material that provides the source and drain regions of the p-type FinFETs.
- FIGS. 12A-17B depict another embodiment of the present disclosure.
- the high-k dielectric fin liner 25 is removed from the first device region 10 after patterning the gate structure 40 .
- the oxide liner 55 that is employed in the embodiment described in FIGS. 1-11B may be omitted.
- the high-k dielectric fin liner 25 may function as an etch stop during patterning of the gate structures 40 .
- FIGS. 12A and 12B depict forming a gate structure 40 on the fin structures 10 of the first device region 15 and the second device region 20 of the structure depicted in FIG. 2 .
- the gate structure 40 depicted in FIGS. 12A and 12B is similar to the gate structure 40 that has been described above with reference to FIGS. 5A and 5B . Therefore, the above description of the gate structure 40 provided for FIGS. 5A and 5B is equally applicable to the gate structure 40 depicted in FIGS. 12A and 12B .
- the high-k dielectric fin liner 25 can function as an etch stop during patterning of the gate structures 40 .
- FIGS. 13A and 13B depict forming a block mask 30 over the second device region 20 including the fin structures 10 and gate structure 40 present therein, and removing the high-k dielectric fin liner 25 from the first device region 15 .
- the block mask 30 depicted in FIGS. 13A and 13B has been described above with reference to FIG. 3 .
- the exposed portions of the high-k dielectric fin liner 25 that are not protected by the block mask 30 are removed from the first device region 15 using a selective etch process similar to the selective etch process that has been described above for removing the high-k dielectric fin liner 25 in FIG. 3 .
- the block mask 30 may be removed.
- FIGS. 14A and 14B depict depositing a low-k dielectric material layer 45 for forming low-k dielectric gate sidewall spacers 50 .
- the low-k dielectric material layer 45 depicted in FIGS. 14A and 14B is similar to the low-k dielectric material layer 45 that has been described above with reference to FIGS. 6A and 6B . Therefore, the above description of the low-k dielectric material layer 45 provided for FIGS. 6A and 6B is equally applicable to the low-k dielectric material layer 45 depicted in FIGS. 6A and 6B .
- the low-k dielectric material layer 45 may be composed of SiOCN.
- FIGS. 15A and 15B depict etching the low-k dielectric material layer 45 to form the low-k dielectric gate sidewall spacer 50 .
- an etch process is used to remove the portions of the low-k dielectric material layer 45 that are not present on the sidewalls of the gate structures 40 .
- the remaining portions of the low-k dielectric material layer 45 that are present on the sidewalls of the gate structures 40 provide the low-k dielectric gate sidewall spacers 50 .
- removing the low-k dielectric material layer 45 from the fin structures 10 in the second device region 20 exposes the high-k dielectric fin liner 25 that is present on the fin structures 10 .
- the etch chemistry for etching the low-k dielectric material layer 45 may be selective to the high-k dielectric fin liner 25 . In some embodiments, removing the low-k dielectric material layer 45 from the fin structures 10 in the first device region 15 exposed the exterior surfaces of the fin structures 10 . Therefore, in some embodiments, the etch chemistry for etching the low-k dielectric material layer 45 may be selective to the fin structures 10 .
- the etch process for etching the low-k dielectric material layer 45 and forming the low-k dielectric gate sidewall spacers 50 includes an anisotropic etch.
- the anisotropic etch may include reactive-ion etching (RIE).
- RIE reactive-ion etching
- Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation.
- the etch process may continue until the portions of the low-k dielectric material layer 45 is removed from the upper surfaces of the gate structure 40 , i.e., removed from the upper surface of the second layer 37 of the dielectric cap, and is removed from the fin structures 10 , and the isolation regions 6 between the fin structures 10 .
- the remaining portions of the low-k dielectric material 45 are present on the sidewalls of the gate structures 40 , and provides the low-k dielectric gate sidewall spacers 50 .
- the width of low-k dielectric gate sidewalls spacers 50 in the first device region 15 is substantially equal to the width of the low-k dielectric gate sidewall spacers 50 in the second device region 20 .
- the width of the low-k dielectric gate sidewall spacers ranges from 1 nm to 10 nm. In another embodiment, the width of the low-k dielectric gate sidewall spacers ranges from 2 nm to 5 nm.
- FIGS. 16A and 16B depict one embodiment of forming a first epitaxial semiconductor material 50 for the source and drain regions of the semiconductor devices being formed in the first device region 15 .
- the first epitaxial semiconductor material 50 that is formed on the fin structures 10 is obstructed from being formed on the fin structures in the second device region 20 by the high-k dielectric fin liner 25 present thereon.
- the first epitaxial semiconductor material 50 that is depicted in FIGS. 16A and 16B is similar to the first epitaxial semiconductor material 50 that has been described above with reference to FIGS. 8A and 8B . Therefore, the above description of the first epitaxial semiconductor material 50 provided for FIGS. 8A and 8B is equally applicable to the first epitaxial semiconductor material 50 depicted in FIGS. 16A and 16B .
- the first epitaxial semiconductor material 50 may be composed of p-type conductivity germanium containing epitaxial semiconductor material, such as silicon germanium.
- the exterior surfaces of the first epitaxial semiconductor material are oxidized to provide an oxide liner 55 .
- the oxide liner 55 is formed on the entirety of the exposed surfaces of the first epitaxial semiconductor material 50 .
- the oxide liner 55 may be formed using a thermal oxidation process.
- the thermal oxidation process applied to the first epitaxial semiconductor 50 produces a germanium containing oxide for the oxide liner 55 .
- the oxide liner 55 is formed on the entirety of the exterior surfaces of the first epitaxial semiconductor material 50 .
- the oxide liner 55 that is formed on the exterior surface of the first epitaxial semiconductor material 50 obstructs the subsequently formed second first epitaxial semiconductor material 60 provides the source and drain regions in the second device region 20 from being formed in the first device region 15 .
- the oxide liner 55 has a thickness ranging from 1 nm to 10 nm. In another embodiment, the oxide liner 55 has a thickness ranging from 2 nm to 5 nm.
- the high-k dielectric fin liner 25 is removed from the second device region 20 , which exposes the exterior surfaces of the fin structures 10 in the second device region 20 .
- the high-k dielectric fin liner 25 may be removed using a selective etch process.
- the high-k dielectric fin liner 25 can be removed using an etch that is selective to the fin structures 10 in the second device region 20 , and the oxide liner 55 in the first device region 10 .
- FIGS. 17A and 17B depict one embodiment of forming a second epitaxial semiconductor material 60 for the source and drain regions of the semiconductor devices being formed in the second device region 20 .
- the semiconductor devices in the second device region 20 have an opposite conductivity type as the semiconductor devices in the first device region 15 .
- the first device region 10 has been processed to provide n-type FinFET. Therefore, the second epitaxial semiconductor material 60 that is formed on the fin structures 10 in the second device region 20 typically has an n-type conductivity in order to provide n-type semiconductor devices, such as n-FinFETs.
- the oxide liner 55 obstructs the second epitaxial semiconductor material 60 from being formed on the first epitaxial semiconductor material 50 that is present in the first device region 15 .
- the second epitaxial semiconductor material 60 is composed of silicon (Si) that is in-situ doped with an n-type dopant to provide the n-type source and drain regions for the n-type conductivity semiconductor devices.
- the second epitaxial semiconductor material 60 may be composed of silicon doped with carbon (Si:C).
- the second epitaxial semiconductor material 60 may be n-type doped.
- the above described method provides p-type FinFETs in a first device region and n-type FinFETs in a second device region.
- FIGS. 18A-21B depict another embodiment of the present disclosure.
- the high-k dielectric fin liner 25 is removed after the etch steps that define the low-k dielectric gate sidewall spacer 50 .
- the high-k dielectric fin liner 25 protects the fin structures 10 in the first device region 15 and the second device region 20 during the etch processes that define the low-k dielectric gate sidewall spacer 50 .
- FIGS. 18A and 18B depict depositing a low-k dielectric material layer 45 for forming a low-k dielectric gate sidewall spacer 50 on the structure depicted in FIGS. 12A and 12B .
- the low-k dielectric material layer 45 depicted in FIGS. 18A and 18B is similar to the low-k dielectric material layer 45 that has been described above with reference to FIGS. 6A and 6B . Therefore, the above description of the low-k dielectric material layer 45 provided for FIGS. 6A and 6B is equally applicable to the low-k dielectric material layer 45 depicted in FIGS. 6A and 6B .
- the low-k dielectric material layer 45 may be composed of SiOCN.
- FIGS. 19A and 19B depict forming a block mask 30 over the second device region 20 after etching the low-k dielectric material layer 45 to form the low-k dielectric gate sidewall spacer 50 , and removing the high-k dielectric fin liner 25 from the first device region 15 .
- Etching the low-k dielectric layer 45 to form the low-k dielectric gate sidewall spacer 50 has been described above with reference to FIGS. 7A and 7B .
- Forming the block mask 30 has been described above with reference to FIGS. 13A and 13B .
- the high-k dielectric fin liner 25 can be removed using an etch that is selective to the fin structures 10 in the first device region 15 .
- the block mask 30 may be removed.
- FIGS. 20A and 20B depict one embodiment of forming a first epitaxial semiconductor material 50 for the source and drain regions of the semiconductor devices being formed in the first device region 15 of FIGS. 19A and 19B .
- the first epitaxial semiconductor material 50 that is formed on the fin structures 10 is obstructed from being formed on the fin structures 10 in the second device region 20 by the high-k dielectric fin liner 25 present thereon.
- the first epitaxial semiconductor material 50 that is depicted in FIGS. 20A and 20B is similar to the first epitaxial semiconductor material 50 that has been described above with reference to FIGS. 8A and 8B . Therefore, the above description of the first epitaxial semiconductor material 50 provided for FIGS.
- the first epitaxial semiconductor material 50 depicted in FIGS. 20A and 20B is equally applicable to the first epitaxial semiconductor material 50 depicted in FIGS. 20A and 20B .
- the first epitaxial semiconductor material 50 may be composed of p-type conductivity germanium containing epitaxial semiconductor material, such as silicon germanium.
- the exterior surfaces of the first epitaxial semiconductor material are oxidized to provide an oxide liner 55 .
- the oxide liner 55 is formed on the entirety of the exposed surfaces of the first epitaxial semiconductor material 50 .
- the oxide liner 55 may be formed using a thermal oxidation process.
- the thermal oxidation process applied to the first epitaxial semiconductor 50 produces a germanium containing oxide for the oxide liner 55 .
- the oxide liner 55 that is formed on the exterior surface of the first epitaxial semiconductor material 50 obstructs the subsequently formed second first epitaxial semiconductor material 60 provides the source and drain regions in the second device region 20 from being formed in the first device region 15 .
- the oxide liner 55 has a thickness ranging from 1 nm to 10 nm. In another embodiment, the oxide liner 55 has a thickness ranging from 2 nm to 5 nm.
- the high-k dielectric fin liner 25 is removed from the second device region 20 , which exposes the exterior surfaces of the fin structures 10 in the second device region 20 .
- the high-k dielectric fin liner 25 may be removed using a selective etch process.
- the high-k dielectric fin liner 25 can be removed using an etch that is selective to the fin structures 10 in the second device region 20 , and the oxide liner 55 in the first device region 10 .
- FIGS. 21A and 21B depict one embodiment of forming a second epitaxial semiconductor material 60 for the source and drain regions of the semiconductor devices being formed in the second device region 20 .
- the oxide liner 55 obstructs the second epitaxial semiconductor material 60 from being formed on the first epitaxial semiconductor material 50 that is present in the first device region 15 .
- the second epitaxial semiconductor material 60 is composed of silicon (Si) that is in-situ doped with an n-type dopant to provide the n-type source and drain regions for the n-type conductivity semiconductor devices.
- the second epitaxial semiconductor material 60 may be composed of silicon doped with carbon (Si:C).
- the second epitaxial semiconductor material 60 may be n-type doped.
- the above described method provides p-type FinFETs in a first device region and n-type FinFETs in a second device region.
- gate last which is also referred to as replacement gate processing, is also suitable for use with the methods and structures of the present disclosure.
- a gate last process can include forming a replacement gate structure on the channel portion of the fin structures, forming a spacer on the sidewall of the replacement gate structure, forming source and drain regions on opposing sides of the replacement gate structure, removing the replacement gate structure, and forming a functional gate structure in the space once occupied by the replacement gate structure.
- the replacement gate structure can include sacrificial material that defines the geometry of a later formed functional gate structure that functions to switch the semiconductor device from an “on” to “off” state, and vice versa.
- a process sequence employing a replacement gate structure may be referred to as a “gate last” process sequence. Both gate first and gate last process sequences are applicable to the present disclosure.
- the methods and structures that have been described above with reference to FIGS. 1-21B may be employed in any electrical device including integrated circuit chips.
- the integrated circuit chips including the disclosed structures and formed using the disclosed methods may be integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, including computer products or devices having a display, a keyboard or other input device, and a central processor.
Abstract
A method of forming a semiconductor device that includes forming a high-k dielectric fin liner on the first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region, and forming a gate structure including a low-k dielectric gate sidewall spacer on the channel region of the first and second plurality of fin structures. A first epitaxial semiconductor material on the first plurality of fin structures from which the high-k dielectric fin liner has been removed. The first epitaxial semiconductor material is then oxidized, and a remaining portion of the high-k dielectric fin liner is removed. A second epitaxial semiconductor material is formed on the second plurality of fin structures.
Description
- Technical Field
- The present disclosure relates to semiconductor devices, and more particularly to complementary metal oxide semiconductor process flows.
- Description of the Related Art
- With the continuing trend towards miniaturization of integrated circuits (ICs), there is a need for transistors to have higher drive currents with increasingly smaller dimensions. The use of non-planar semiconductor devices such as, for example, silicon fin field effect transistors (FinFETs) may be the next step in the evolution of complementary metal oxide semiconductor (CMOS) devices. Further, in view of continued scaling and different device geometries low-k spacer materials are also being investigated.
- In one embodiment, a method of forming a semiconductor device is provided that includes providing a first plurality of fin structures in a first conductivity device region and providing a second plurality of fin structures in a second conductivity device region. A high-k dielectric fin liner is formed on at least one of the first and second plurality of fin structures. A gate structure including a low-k dielectric gate sidewall spacer is formed on the channel region of said at least one of the first and second plurality of fin structures. A first epitaxial semiconductor material is formed on one for said first and second plurality of fin structures from which the high-k dielectric fin liner is removed, wherein a remaining portion of the high-k dielectric fin liner remains on a second of said first and second plurality of fin structures to obstruct said first epitaxial semiconductor material from being formed thereon. The first epitaxial semiconductor material is oxidized. A remaining portion of the high-k dielectric fin liner is removed. A second epitaxial semiconductor material is formed on said second of said first and second plurality of fin structures.
- In another embodiment, the method of forming a semiconductor device may include forming a dielectric fin liner comprising hafnium and oxygen on at least one of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region, and forming a gate structure including a SiOCN dielectric gate sidewall spacer on the channel region of said at least one of the first and second plurality of fin structures. A first epitaxial semiconductor material is formed on one for said first and second plurality of fin structures from which the dielectric fin liner is removed, wherein a remaining portion of the dielectric fin liner remains on a second of said first and second plurality of fin structure. The first epitaxial semiconductor material is oxidized. A remaining portion of the dielectric fin liner is removed. A second epitaxial semiconductor material is formed on said second of said first and second plurality of fin structures.
- In another aspect of the present disclosure, as semiconductor device is provide. In one embodiment, the semiconductor device comprises p-type FinFETs in a first device region and n-type FinFETs in a second device region of a substrate. A gate structure may be present on a channel portion for each of the fin structures for each of the p-type and n-type FinFETs. Gate sidewall spacers of a low-k dielectric material are present on the gate structures for each of the n-type FinFETs and the p-type FinFETs. The gate sidewall spacers for each of the n-type and p-type FinFETs have substantially a same width.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1A is a top down view of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region, in accordance with one embodiment of the present disclosure. -
FIG. 1B is a side cross-sectional view along section line A-A ofFIG. 1A . -
FIG. 2 is a side cross-sectional view depicting forming a high-k fin liner on the structure depicted inFIG. 1B , in accordance with one embodiment of the present disclosure. -
FIG. 3 is a side cross-sectional view depicting one embodiment of forming a block mask over the second device region, and removing the high-k fin liner from the first device region, in accordance with the present disclosure. -
FIG. 4 is a side cross-sectional view depicting one embodiment of forming an oxide liner over the fin structures in the first device region and the second device region. -
FIG. 5A is a side cross-sectional view depicting forming a gate structure on the channel portion of the fin structures in the first device region and the second device region, and removing a portion of the oxide layer that is not covered by the gate structure, in accordance with one embodiment of the present disclosure. -
FIG. 5B is a side cross-sectional view of the structures depicted inFIG. 5A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 6A is a side cross-sectional view depicting depositing a low-k dielectric material layer for forming a low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure. -
FIG. 6B is a side cross-sectional view of the structures depicted inFIG. 6A , in which the cross section is through the center of the gate structure i.e., perpendicular to the gate structure. -
FIG. 7A is a side cross-sectional view depicting etching the low-k dielectric material layer to form the low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure. -
FIG. 7B is a side cross-sectional view of the structures depicted inFIG. 7A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure. -
FIG. 8A is a side cross-sectional view depicting one embodiment of forming a first epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the first device region, in accordance with one embodiment of the present disclosure. -
FIG. 8B is a side cross-sectional view of the structures depicted inFIG. 8A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure. -
FIG. 9A is a side cross-sectional view depicting one embodiment of forming an oxide liner on the first epitaxial semiconductor material, in accordance with one embodiment of the present disclosure. -
FIG. 9B is a side cross-sectional view of the structures depicted inFIG. 9A , in which the cross section is through the center of the gate structure. -
FIG. 10A is a side cross-sectional view of removing the high-k dielectric fin liner from the fin structures in the second device region, in accordance with one embodiment of the present disclosure. -
FIG. 10B is a side cross-sectional view of the structures depicted inFIG. 10A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure. -
FIG. 11A is a side cross-sectional view depicting one embodiment of forming a second epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the second device region, in accordance with one embodiment of the present disclosure. -
FIG. 11B is a side cross-sectional view of the structures depicted inFIG. 11A , in which the cross section is through the center of the gate structure. -
FIG. 12A is a side cross-sectional view depicting forming a gate structure on the structure depicted inFIG. 2 , in accordance with one embodiment of the present disclosure. -
FIG. 12B is a side cross-sectional view of the structures depicted inFIG. 12A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 13A is a side cross-sectional view depicting forming a block mask over the second device region, and removing the high-k dielectric fin liner from the first device region. -
FIG. 13B is a side cross-sectional view of the structures depicted inFIG. 13A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 14A is a side cross-sectional view depicting depositing a low-k dielectric material layer for forming a low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure. -
FIG. 14B is a side cross-sectional view of the structures depicted inFIG. 14A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 15A is a side cross-sectional view depicting etching the low-k dielectric material layer that is depicted inFIG. 14A to form the low-k dielectric gate sidewall spacer, in accordance with one embodiment of the present disclosure. -
FIG. 15B is a side cross-sectional view of the structures depicted inFIG. 15A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 16A is a side cross-sectional view depicting one embodiment of forming a first epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the first device region, in accordance with one embodiment of the present disclosure. -
FIG. 16B is a side cross-sectional view of the structures depicted inFIG. 16A , in which the cross section is through the center of the gate structure. -
FIG. 17A is a side cross-sectional view depicting one embodiment of forming a second epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the second device region, in accordance with one embodiment of the present disclosure. -
FIG. 17B is a side cross-sectional view of the structures depicted inFIG. 17A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 18A is a side cross-sectional view depicting depositing a low-k dielectric material layer for forming a low-k dielectric gate sidewall spacer on the structure depicted inFIG. 12A , in accordance with one embodiment of the present disclosure. -
FIG. 18B is a side cross-sectional view of the structures depicted inFIG. 18A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 19A is a side cross-sectional view depicting forming ablock mask 30 over the second device region after etching the low-k dielectric material layer to form the low-k dielectric gate sidewall spacer, and removing the high-k dielectric fin liner from the first device region, in accordance with one embodiment of the present disclosure. -
FIG. 19B is a side cross-sectional view of the structures depicted inFIG. 19A , in which the cross section is through the center of the gate structure. i.e., perpendicular to the gate structure. -
FIG. 20A is a side cross-sectional view depicting one embodiment of forming a first epitaxial semiconductor material for the source and drain regions of the semiconductor devices being formed in the first device region ofFIGS. 19A and 19B , in accordance with one embodiment of the present disclosure. -
FIG. 20B is a side cross-sectional view of the structures depicted inFIG. 20A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. -
FIG. 21A is a side cross-sectional view depicting forming an oxide liner on the first epitaxial semiconductor material, removing the high-k dielectric fin liner from the fin structures in the second device region, and forming a second epitaxial semiconductor material on the fin structures in the second device region, in accordance with the present disclosure. -
FIG. 21B is a side cross-sectional view of the structures depicted inFIG. 21A , in which the cross section is through the center of the gate structure, i.e., perpendicular to the gate structure. - Detailed embodiments of the claimed methods, structures and computer products are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments is intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment. For purposes of the description hereinafter, the terms “upper”, “over”, “overlying”, “lower”, “under”, “underlying”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures. The term “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- The structures and methods that are disclosed herein provide a method for enabling the use of a single low-k gate structure spacer for forming the source and drain regions on the fin structures of both n-type and p-type semiconductor devices in a complementary metal oxide semiconductor (CMOS) device arrangement. Low-k gate structure spacers can be advantageous for reducing parasitic capacitance. For example, gate structures spacers have conventionally been made of silicon nitride, which has a relatively high dielectric constant value (i.e., a high k value) of, e.g., about 7-8. As a result of the transistor structure, the high-k silicon nitride spacers usually tend to increase the parasitic capacitance between the gate electrode and self-alighted contacts on source/drain regions of the transistor, which often reduces the switching speed of the transistor. Thus, low-k dielectric materials (e.g., k<6) are sometimes implemented to fabricate sidewall spacers in order to improve the transistor performance.
- One example of a low-k dielectric that has been used for a spacer material is SiBCN, which has a dielectric constant on the order of approximately 5. In the interest of further decreasing the dielectric constant for spacer materials, SiOCN is being integrated into CMOS designed in accordance with the methods disclosed herein. For example, in some compositions, the dielectric constant of SiOCN may range from 2.8 to 3.5. In process flows employing spacers composed of SiBCN, selective epitaxial semiconductor growth for source and drain regions employed a silicon nitride liner that is wet chemically stripped selectively to SiBCN. It has been determined that CMOS process flows employing spacers composed of SiBCN are not applicable to similar process flows including spacers composed of SiOCN, because SiOCN does not have the same wet etch resistant qualities as SiBCN. For example, there is no ideal etch solution for stripping silicon nitride (which is used as a mask in SiBCN spacer process flows) from SiOCN.
- In some embodiments, the methods and structures disclosed herein provide a process flow for CMOS device integration employing a single gate sidewall spacer of low-k SiOCN, which achieves equal n-type and p-type spacer thickness using a fin structure liner of an etch resistant material, such as hafnium and oxygen containing dielectrics, e.g., HfOx. In some embodiments, the methods and structures provided herein eliminate the need for a silicon nitride cap layers, as used for etch selectivity in process flows employing SiBCN spacers. Further, although SiOCN is one example of a low-k dielectric suitable for gate sidewall spacers in accordance with the methods disclosed herein, the methods disclosed herein to not have to be employed with SiOCN exclusively, as other low-k dielectric materials are also suitable for the disclosed method. The methods disclosed herein may also decrease the aspect ratio challenges in etching spacers for fin containing structures using anisotropic etch processes, such as reactive ion etch. Further, because the methods disclosed herein require less etch steps, such as reactive ion etch and wet chemical etching, the processes provided herein reduce spacer slimming, which allows that the spacers be originally formed with a lesser width and/or thickness. Further, by removing the requirement of having the silicon nitride cap layers that are required of SiBCN process flows, the methods disclosed herein increase the process window in tight pitch areas.
- In some embodiments, the methods and structures of the present disclosure use a fin liner composed of a high-k material, e.g., a hafnium and oxygen containing dielectric, such as hafnium oxide, to protect, i.e., block, p-type doped epitaxially formed semiconductor material from being forming in the n-type device region of a CMOS device arrangement. Thereafter, an oxidation layer is used to prevent, i.e., block, n-type doped epitaxially formed semiconductor material from being formed in the p-type device region of the CMOS device arrangement. This is only one example of how the methods and structures of the present disclosure enable CMOS device integration using a single spacer without requiring the use of SiBCN. Instead the methods used herein can employ other low-k compositions, such as SiOCN. In one embodiment, the high-k fin liner is removed before the gate structures are patterned. In another embodiment, the high-k fin liner is removed after the gate structure is patterned. In this embodiment, EG oxide is not required and the high-k liner may be used as an etch step, i.e., RIE stop, for forming components of the gate structure. In yet another embodiment, the high-k fin liner is removed after the spacer etch step, i.e., spacer RIE. In this embodiment, the high-k fin liner may protect both the fin structures for the n-type devices and the fin structures for the p-type devices during spacer etch, i.e., spacer RIE. Further details regarding the method and structures of the present disclosure are now described with reference to
FIGS. 1A-21B . -
FIGS. 1A and 1B depict one embodiment of a plurality offin structures 10 in afirst region 15 and asecond region 20 of asemiconductor substrate 5. Thefirst region 15 of thesemiconductor substrate 5 may be further processed to provide at least one first conductivity type semiconductor device. Thesecond region 20 of thesemiconductor substrate 5 may be further processed to provide at least one second conductivity type semiconductor device. The term conductivity type denotes either a p-type conductivity or an n-type conductivity. In some embodiments, thefin structures 10 in thefirst device region 15 will be processed to provide p-type semiconductor devices, such as p-type Fin Field Effect Transistors (p-FinFETs), and thefin structures 10 in thesecond device region 20 will be processed to provide n-type semiconductor devices, such as n-type Fin Field Effect Transistors (n-FinFETs). - As used herein, the term “fin structure” refers to a semiconductor material, which can be employed as the body of a semiconductor device, in which the gate structure is positioned around the fin structure such that charge flows down the channel on the two sidewalls of the fin structure and optionally along the top surface of the fin structure. The
fin structures 10 present in the first andsecond device regions - The semiconductor material that provides the
fin structures 10 may be a semiconducting material including, but not limited to silicon, strained silicon, a silicon carbon alloy (e.g., silicon doped with carbon (Si:C), silicon germanium, a silicon germanium and carbon alloy (e.g., silicon germanium doped with carbon (SiGe:C), silicon alloys, germanium, germanium alloys, gallium arsenic, indium arsenic, indium phosphide, as well as other III/V and II/VI compound semiconductors. In one example, thefin structures 10 that are present in thefirst device region 15 are composed of silicon germanium (SiGe), and thefin structures 10 that are present in thesecond device region 20 are composed of silicon (Si). - The plurality of
fin structures 10 may be formed from a semiconductor on insulator (SOI) substrate, or a bulk semiconductor substrate, using deposition photolithography and etch processes. In one embodiment, the patterning process used to define each of thefin structures 10 is a sidewall image transfer (SIT) process. - Each of the
fin structures 10 may have a height ranging from 5 nm to 200 nm. In another embodiment, each of thefin structures 10 has a height ranging from 10 nm to 100 nm. In one example, each of thefin structures 10 has a height ranging from 20 nm to 50 nm. Each of the plurality offin structures 10 may have a width of less than 20 nm. In another embodiment, each of thefin structures 10 has a width ranging from 3 nm to 8 nm. Although fourfin structures 10 are present in each of the first andsecond device regions semiconductor substrate 5 that is depicted inFIGS. 1A and 1B , the present disclosure is not limited to only this example. It is noted that any number offin structures 10 may be present in thefirst device region 15 and thesecond device region 20. The pitch separatingadjacent fin structures 10 may range from 35 nm to 45 nm. In another example, the pitch separatingadjacent fin structures 10 may range from 30 nm to 40 nm. It is noted that the above examples for pitch are provided for illustrative purposes only, and that any pitch may be used with the methods and structures of the present disclosure including a pitch below 30 nm. - In some embodiments, a dielectric material may be present filling the trenches that are separating the
adjacent fin structures 10. The dielectric material may be an isolatingdielectric 6 that provides for isolation between theadjacent fin structures 10. In some embodiments, the isolatingdielectric 6 may be an oxide, such as silicon oxide. The isolatingdielectric 6 may be formed by a deposition process, such as plasma enhanced chemical vapor deposition (PECVD). -
FIG. 2 depicts one embodiment of forming a high-kdielectric fin liner 25 on the structure depicted inFIG. 1B . The term “high-k” as used to describe the material of the high-kdielectric fin liner 25 denotes a dielectric material having a dielectric constant greater than silicon oxide (SiO2) at room temperature (20° C. to 25° C.) and atmospheric pressure (1 atm). For example, a high-k dielectric material of the high-kdielectric fin liner 25 may have a dielectric constant greater than 4.0. In another example, the high-k gate dielectric material of the high-kdielectric fin liner 25 has a dielectric constant greater than 7.0 - The high-k dielectric material for the high-k
dielectric fin liner 25 can include at least one metallic element. For example, the high-kdielectric fin liner 25 may be composed of at least hafnium and oxygen. In some embodiments, the high-k dielectric employed for the high-k fin liner 25 is selected from the group consisting of hafnium oxide (HfO2), hafnium silicate (HfSiO), nitrided hafnium silicate (HfSiON), hafnium oxynitride (HfOxNy) and combinations thereof. - The high-k
dielectric fin liner 25 may be blanket deposited on thefin structures 10 in thefirst device region 15 and thesecond device region 20, as well as the upper surface of the isolatingdielectric 6 separating theadjacent fin structures 10. In some embodiments, the high-kdielectric fin liner 25 is formed on the upper and sidewall surfaces of thefin structures 10. The high-kdielectric fin liner 25 may be deposited using a conformal deposition process. The term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. - In one embodiment, the high-k
dielectric fin liner 25 may be deposited by chemical vapor deposition (CVD). Variations of CVD processes suitable for depositing the high-kdielectric fin liner 25 include, but are not limited to, atmospheric pressure chemical vapor deposition (APCVD), low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), and combinations thereof. In one embodiment, the thickness of the high-kdielectric fin liner 25 is greater than 0.8 nm. More typically, the high-kdielectric fin liner 25 has a thickness ranging from about 1.0 nm to about 6.0 nm. -
FIG. 3 depicts one embodiment of forming ablock mask 30 over thesecond device region 20, and removing the high-kdielectric fin liner 25 from thefirst device region 15. Forming theblock mask 30 may include blanket depositing an organic planarization layer (OPL) 31. TheOPL 31 may include a photosensitive organic polymer or an etch type organic compound. Suitable photosensitive organic polymers include polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylenether resin, polyphenylenesulfide resin, or benzocyclobutene (BCB). These materials may be formed using spin-on techniques. AboveOPL 31 is anSiARC layer 32 followed by a photo mask (not shown) that will be used for block lithography to define theblock mask 30. - The photo mask layer may be provided by a blanket layer of photoresist material that is formed utilizing a deposition process such as, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, evaporation or spin-on coating. The blanket layer of photoresist material is then patterned to provide the photo mask utilizing a lithographic process that may include exposing the photoresist material to a pattern of radiation and developing the exposed photoresist material utilizing a resist developer. Following the formation of the photo mask, an etching process may remove the unprotected portions of the
SiARC layer 32 and theOPL layer 31, wherein the remaining portions of theSiARC layer 32 and theOPL layer 31 provide theblock mask 30. Theblock mask 30 is present overlying the portion of the high-kdielectric fin liner 25 that is present in thesecond device region 20 while the portion of the high-kdielectric fin liner 35 that is present in thefirst device region 15 is exposed. Following patterning of theblock mask 30, the photo mask is removed. - The exposed portion of the high-k
dielectric fin liner 25 that is present in thefirst device region 15 is removed using a selective etch process. As used herein, the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. For example, in one embodiment, a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 10:1 or greater, e.g., 100:1 or greater, or 1000:1 or greater. In one embodiment, the high-kdielectric fin liner 25 that is present in thefirst device region 15 is removed by an etch that is selective to at least thefin structures 10 and theblock mask 30. The etch process for removing the high-kdielectric fin liner 25 may be an anisotropic etch, such as reactive ion etch, or an isotropic etch, such as a wet chemical etch. - Following removal of the portion of the high-k
dielectric fin liner 25 from thefirst device region 15, theblock mask 30 can be removed. For example, theblock mask 30 may be removed using selective etching. -
FIG. 4 depicts one embodiment of forming anoxide liner 35 over thefin structures 10 in thefirst device region 15 and thesecond device region 20. For example, theoxide liner 35 may be formed in direct contact with thefin structures 10 in thefirst device region 15, and in direct contact with the high-kdielectric fin liner 25 that is present in thesecond device region 20. - The
oxide liner 35 may be composed of any oxide containing dielectric. For example, theoxide liner 35 may be composed of silicon oxide. It is noted that other materials have also been contemplated for the composition of theoxide liner 35. Theoxide liner 35 may be formed using a deposition process, such as plasma enhanced chemical vapor deposition (PECVD), or may be formed using a growth process, such as thermal oxidation. Theoxide liner 35 is typically a conformal layer. In one embodiment, the thickness of theoxide liner 35 is greater than 0.8 nm. More typically, theoxide liner 35 has a thickness ranging from about 1.0 nm to about 6.0 nm. It is noted that greater thicknesses than 6.0 nm may also be used for theoxide liner 35. -
FIGS. 5A and 5B depict one embodiment of forming agate structure 40 on the channel portion of thefin structures 10 in thefirst device region 15 and thesecond device region 20, and removing a portion of theoxide layer 35 that is not covered by thegate structure 40. The “gate structure” functions to switch the semiconductor device from an “on” to “off” state, and vice versa. Thegates structure 40 is formed on the channel region of thefin structures 10. Thegate structure 40 typically includes at least a gate dielectric (not shown) that is present on the channel region of thefin structure 10, and agate electrode 39 that is present on the gate dielectric. In one embodiment, the at least one gate dielectric layer includes, but is not limited to, an oxide, nitride, oxynitride and/or silicates including metal silicates, aluminates, titanates and nitrides. In one example, when the at least one gate dielectric layer is comprised of an oxide, the oxide may be selected from the group including, but not limited to, SiO2, HfO2, ZrO2, Al2O3, TiO2, La2O3, SrTiO3, LaAlO3, Y2O3 and mixture thereof. The physical thickness of the at least one gate dielectric layer may vary, but typically, the at least one gate dielectric layer 13 has a thickness from 1 nm to 10 nm. In another embodiment, the at least one gate dielectric layer 13 has a thickness from 1 nm to 3 nm. - The conductive material of the
gate electrode 39 may comprise polysilicon, SiGe, a silicide, a metal or a metal-silicon-nitride such as Ta—Si—N. Examples of metals that can be used as the gate electrode 14 include, but are not limited to, Al, W, Cu, and Ti or other like conductive metals. The layer of conductive material for thegate electrode 39 may be doped or undoped. If doped, an in-situ doping deposition process may be employed. Alternatively, a doped conductive material can be formed by deposition, ion implantation and annealing. - In the embodiment that is depicted in
FIGS. 5A and 5B thegate structure 40 further includes a cap composed of afirst layer 38 that is present atop thegate conductor 39 of a nitride, such as silicon nitride, and asecond layer 37 of an oxide, such as silicon oxide, that is present atop thefirst layer 38. It is noted that other cap configurations are equally suitable for the present disclosure. - The
gate structure 40 may be formed by using a deposition method, such as a chemical vapor deposition method and/or a physical vapor deposition (PVD), to deposit the material layers for the at least one gate dielectric layer and the at least one gate electrode followed by photolithography and etch processing. In some embodiments, the cap composed of thefirst layer 38 and thesecond layer 37 provides a hardmask as part of the photolithography and etch processing used to define the geometry of thegate structure 40. The gate structures may also be formed using sidewall image transfer (SIT). -
FIGS. 5A and 5B also depict stripping theoxide liner 35. Theoxide liner 35 is stripped after forming thegate structure 40. Therefore, the entirety of theoxide liner 35 may be removed with the exception of the portion of theoxide liner 35 that is positioned under thegate structure 40. In some embodiments, theoxide liner 35 is removed by an etch that is selective to thefin structures 10. Theoxide liner 35 may be removed by a wet chemical etch. In other examples, theoxide liner 35 can be removed using reactive ion etch. -
FIGS. 6A and 6B depict one embodiment of forming a low-k dielectric layer 45 composed of silicon, carbon, oxygen and nitrogen on at least thegate structures 40 and thefin structures 10 in thefirst device region 15 and thesecond device region 20. The low-k dielectric layer 45 provides the low-k gate sidewall spacers that are formed on the sidewalls of thegate structures 40. The low-k sidewalls spacers are a single spacer for each of thegate structures 40 in thefirst device region 15 and thesecond device region 20. As will be described in greater detail below, the low-k sidewall spacers in thefirst device region 15 have the same dimensions, e.g., width, as the low-k spacers in thesecond device region 20. - A low-k dielectric material as used in the low-
k dielectric layer 45 may have a dielectric constant that is less than 4.0, e.g., 3.9. In one embodiment, the low-k material that provides theouter spacer layer 25 may have a dielectric constant ranging from 1.0 to 3.5. In another embodiment, the low-k material that provides theouter spacer layer 25 may have a dielectric constant ranging from 1.75 to 3.2. - One examples of a material suitable for the low-k materials for the low-
k dielectric layer 45 may include silicon oxycarbonitride (SiOCN). Although silicon oxycarbonitride (SiOCN) is used in the present example, other low-k materials that may also be used for the low-k dielectric layer 45 may include fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, organosilicate glass (OSG), diamond-like carbon (DLC) and combinations thereof. - In some embodiments, the low-
k dielectric layer 45 may be conformally deposited using chemical vapor deposition (CVD). Variations of CVD processes suitable for forming the first dielectric layer include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (PECVD), Metal-Organic CVD (MOCVD) and combinations thereof may also be employed. In some embodiments, the low-k dielectric layer 45 may have a thickness ranging from 5 nm to 30 nm. In another embodiment, the low-k dielectric layer 45 may have a thickness ranging from 7 nm to 15 nm. -
FIGS. 7A and 7B depict etching the low-kdielectric material layer 45 to form the low-k dielectricgate sidewall spacer 50. In some embodiments, an etch process is used to remove the portions of the low-kdielectric material layer 45 that are not present on the sidewalls of thegate structures 40. The remaining portions of the low-kdielectric material layer 45 that are present on the sidewalls of thegate structures 40 provide the low-k dielectricgate sidewall spacers 40. In some embodiments, removing the low-kdielectric material layer 45 from thefin structures 10 in thesecond device region 20 exposes the high-kdielectric fin liner 25 that is present on thefin structures 10. Therefore, in some embodiments, the etch chemistry for etching the low-kdielectric material layer 45 may be selective to the high-kdielectric fin liner 25. In some embodiments, removing the low-kdielectric material layer 45 from thefin structures 10 in thefirst device region 15 exposed the exterior surfaces of thefin structures 10. Therefore, in some embodiments, the etch chemistry for etching the low-kdielectric material layer 45 may be selective to thefin structures 10. - In some embodiments, the etch process for etching the low-k
dielectric material layer 45 and forming the low-k dielectricgate sidewall spacers 50 includes an anisotropic etch. The term “anisotropic etch process” denotes a material removal process in which the etch rate in the direction normal to the surface to be etched is greater than in the direction parallel to the surface to be etched. The anisotropic etch may include reactive-ion etching (RIE). Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation. In some embodiments, the etch process for etching the low-kdielectric material layer 45 is a timed etch or employs end point detection to determine when the etch process is to be terminated. - In some embodiments, the etch process may continue until the portions of the low-k
dielectric material layer 45 is removed from the upper surfaces of thegate structure 40, i.e., removed from the upper surface of thesecond layer 37 of the dielectric cap, and is removed from thefin structures 10, and theisolation regions 6 between thefin structures 10. The remaining portions of the low-k dielectric material 45 are present on the sidewalls of thegate structures 40, and provides the low-k dielectricgate sidewall spacers 50. The width of low-k dielectric gate sidewalls spacers 50 in thefirst device region 15 is substantially equal to the width of the low-k dielectricgate sidewall spacers 50 in thesecond device region 20. In one embodiment, the width of the low-k dielectric gate sidewall spacers ranges from 1 nm to 10 nm. In another embodiment, the width of the low-k dielectric gate sidewall spacers ranges from 2 nm to 5 nm. -
FIGS. 8A and 8B depict one embodiment of forming a firstepitaxial semiconductor material 50 for the source and drain regions of the semiconductor devices being formed in thefirst device region 15. The term “epitaxial semiconductor material” denotes a semiconductor material that has been formed using an epitaxial deposition or growth process. “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface. In some embodiments, when the chemical reactants are controlled and the system parameters set correctly, the depositing atoms arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Thus, in some examples, an epitaxial film deposited on a {100} crystal surface will take on a {100} orientation. - In some embodiments, the epitaxial deposition process is a selective deposition method, in which the epitaxial semiconductor material is formed only on semiconductor material deposition surfaces. The epitaxial deposition process will not form epitaxial semiconductor material on dielectric surfaces. Therefore, epitaxial semiconductor material is not formed on the high-k
dielectric fin liner 25 covering thefin structures 10 in thesecond device region 20. - The first
epitaxial semiconductor material 50 formed on thefin structures 10 of Fin Field Effect Transistors (FinFET) may provide a component of the source and drain regions of the FinFETs in thefirst device region 15. In some embodiments, the FinFETs in thefirst device region 15 are a first conductivity, and the FinFETs being formed in thesecond device region 20 are a second conductivity. For example, the firstepitaxial material 50 may be p-type doped epitaxial semiconductor material to provide the p-type source regions and p-type drain regions of a p-type FinFET in thefirst device region 15, wherein thesecond device region 20 may be subsequently processed to provide n-type FinFETs. - In some embodiments, the first
epitaxial semiconductor material 50 that provides the p-type source and drain regions may be composed of silicon (Si), germanium (Ge), silicon germanium (SiGe), or a combination thereof. In one example, the p-type source and drain regions are provided by silicon germanium (SiGe)epitaxial semiconductor material 50. - In one embodiment, a number of different sources may be used for the epitaxial deposition of the first
epitaxial semiconductor material 50. Examples of silicon including source gasses may include silane, disilane, trisilane, tetrasilane, hexachlorodisilane, tetrachlorosilane, dichlorosilane, trichlorosilane, methylsilane, dimethylsilane, ethylsilane, methyldisilane, dimethyldisilane, hexamethyldisilane and combinations thereof. Examples of germanium including source gasses for epitaxially forming theepitaxial semiconductor material 50 of a germanium containing semiconductor include germane, digermane, halogermane, dichlorogermane, trichlorogermane, tetrachlorogermane and combinations thereof. - Epitaxial deposition may be carried out in a chemical vapor deposition apparatus, such as a metal organic chemical vapor deposition (MOCVD) apparatus or a plasma enhanced chemical vapor deposition (PECVD) apparatus. The temperature for epitaxial deposition typically ranges from 550° C. to 900° C. Although higher temperature typically results in faster deposition, the faster deposition may result in crystal defects and film cracking. In one embodiment, the thickness of
epitaxial semiconductor material 50 may range from 10 nm to 100 nm. In another embodiment, the thickness ofepitaxial semiconductor material 50 may range from 40 nm to 60 nm. - The first
epitaxial semiconductor material 50 may be in situ doped to a p-type conductivity. The term “in situ” denotes that a dopant, e.g., n-type or p-type dopant, is introduced to the base semiconductor material, e.g., silicon or silicon germanium, during the formation of the base material. For example, an in situ doped firstepitaxial semiconductor material 50 may introduce p-type dopants to the material being formed during the epitaxial deposition process that includes p-type source gasses. As used herein, “p-type” refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons. In a type IV semiconductor, such as silicon, examples of p-type dopants, i.e., impurities, include but are not limited to, boron, aluminum, gallium and indium. The p-type gas dopant source may include diborane (B2H6). - Referring to
FIGS. 8A and 8B , in some embodiments, the epitaxial deposition process for forming the firstepitaxial semiconductor material 50 may continue until the firstepitaxial semiconductor material 50 that is formed onadjacent fin structures 10 contact one another to form merged epitaxial semiconductor material. - Referring to
FIGS. 9A and 9B , following formation of the firstepitaxial semiconductor material 50 in thefirst device region 15, anoxide liner 55 is formed on theepitaxial semiconductor material 50. Theoxide liner 55 is formed on the entirety of the exposed surfaces of the firstepitaxial semiconductor material 50. For example, theoxide liner 55 may be formed using a thermal oxidation process. In some embodiments, in which the firstepitaxial semiconductor material 50 is composed of germanium, the thermal oxidation process applied to thefirst epitaxial semiconductor 50 produces a germanium containing oxide for theoxide liner 55. Theoxide liner 55 is formed on the entirety of the exterior surfaces of the firstepitaxial semiconductor material 50. Theoxide liner 55 that is formed on the exterior surface of the firstepitaxial semiconductor material 50 obstructs the subsequently formed second firstepitaxial semiconductor material 60 provides the source and drain regions in thesecond device region 20 from being formed in thefirst device region 15. In some embodiments, theoxide liner 55 has a thickness ranging from 1 nm to 10 nm. In another embodiment, theoxide liner 55 has a thickness ranging from 2 nm to 5 nm. It is noted that greater thicknesses for theoxide liner 55 are also suitable for use with the present disclosure. -
FIGS. 10A and 10B illustrate removing the high-kdielectric fin liner 25 from thesecond device region 20, which exposes the exterior surfaces of thefin structures 10 in thesecond device region 20. The high-kdielectric fin liner 25 may be removed using a selective etch process. For example, the high-kdielectric fin liner 25 can be removed using an etch that is selective to thefin structures 10 in thesecond device region 20, and theoxide liner 55 in thefirst device region 10. -
FIGS. 11A and 11B depict one embodiment of forming a secondepitaxial semiconductor material 60 for the source and drain regions of the semiconductor devices being formed in thesecond device region 20. As noted above, the semiconductor devices in thesecond device region 20 have an opposite conductivity type as the semiconductor devices in thefirst device region 15. In the present example, thefirst device region 10 has been processed to provide n-type FinFET. Therefore, the secondepitaxial semiconductor material 60 that is formed on thefin structures 10 in thesecond device region 20 typically has an n-type conductivity in order to provide n-type semiconductor devices, such as n-FinFETs. As noted above, theoxide liner 55 obstructs the secondepitaxial semiconductor material 60 from being formed on the firstepitaxial semiconductor material 50 that is present in thefirst device region 15. - In some embodiments, the second
epitaxial semiconductor material 60 is composed of silicon (Si) that is in-situ doped with an n-type dopant to provide the n-type source and drain regions for the n-type conductivity semiconductor devices. In other embodiments, the secondepitaxial semiconductor material 60 may be composed of silicon doped with carbon (Si:C). It is noted that the epitaxial deposition process for forming the secondepitaxial semiconductor material 60 is similar to the epitaxial deposition process that has been described above for forming the firstepitaxial semiconductor material 50. Therefore, the above description of epitaxial deposition and the source gasses for epitaxial deposition that have been described above with reference toFIGS. 8A and 8B for forming the first epitaxial semiconductor suitable is suitable for describing the secondepitaxial semiconductor material 60 depicted inFIGS. 11A and 11B . - The second
epitaxial semiconductor material 60 may be n-type doped. As used herein, “n-type” refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor. In a type IV semiconductor, such as silicon, examples of n-type dopants, i.e., impurities, include but are not limited to antimony, arsenic and phosphorous. The secondepitaxial semiconductor material 60 may be in situ doped. In one embodiment, the n-type gas dopant source may include arsine (AsH3), phosphine (PH3) and alkylphosphines, such as with the empirical formula RxPH(3-x), where R=methyl, ethyl, propyl or butyl and x=1, 2 or 3. Alkylphosphines include trimethylphosphine ((CH3)3P), dimethylphosphine ((CH3)2PH), triethylphosphine ((CH3CH2)3P) and diethylphosphine ((CH3CH2)2PH). It is noted that epitaxial deposition process may be continued until merged epitaxial semiconductor material is formed on the fin structures in thesecond device region 20. - In some embodiments, the above described method provides p-type FinFETs in a first device region and n-type FinFETs in a second device region. A gate structure may be formed on a channel portion for each of the fin structures for each of the p-type and n-type FinFETs. Gate sidewall spacers of a low-k dielectric material, such as SiCON, is formed on the gate structures for each of the n-type FinFETs and the p-type FinFETs. The gate sidewall spacers for each of the n-type and p-type FinFETs have substantially the same width. The gate sidewall spacers for the n-type finFETs may include a high-k dielectric fin liner material present at the interface of the gate sidewall spacers, and the fin structures. The source and drain regions for the p-type FinFETs are typically composed of an epitaxial germanium containing material, such as silicon germanium. The exterior surface of the epitaxial germanium containing material may be oxidized. The source and drain regions of the n-type FinFETs may be composed of silicon epitaxial material, which typically does not include the oxidized surface that is present on the germanium containing epitaxial semiconductor material that provides the source and drain regions of the p-type FinFETs.
-
FIGS. 12A-17B depict another embodiment of the present disclosure. In the embodiment depicted inFIGS. 12A-17B , the high-kdielectric fin liner 25 is removed from thefirst device region 10 after patterning thegate structure 40. In this embodiment, theoxide liner 55 that is employed in the embodiment described inFIGS. 1-11B may be omitted. Additionally, the high-kdielectric fin liner 25 may function as an etch stop during patterning of thegate structures 40. -
FIGS. 12A and 12B depict forming agate structure 40 on thefin structures 10 of thefirst device region 15 and thesecond device region 20 of the structure depicted inFIG. 2 . Thegate structure 40 depicted inFIGS. 12A and 12B is similar to thegate structure 40 that has been described above with reference toFIGS. 5A and 5B . Therefore, the above description of thegate structure 40 provided forFIGS. 5A and 5B is equally applicable to thegate structure 40 depicted inFIGS. 12A and 12B . The high-kdielectric fin liner 25 can function as an etch stop during patterning of thegate structures 40. -
FIGS. 13A and 13B depict forming ablock mask 30 over thesecond device region 20 including thefin structures 10 andgate structure 40 present therein, and removing the high-kdielectric fin liner 25 from thefirst device region 15. Theblock mask 30 depicted inFIGS. 13A and 13B has been described above with reference toFIG. 3 . The exposed portions of the high-kdielectric fin liner 25 that are not protected by theblock mask 30 are removed from thefirst device region 15 using a selective etch process similar to the selective etch process that has been described above for removing the high-kdielectric fin liner 25 inFIG. 3 . Following selective etching of the high-kdielectric fin liner 25, theblock mask 30 may be removed. -
FIGS. 14A and 14B depict depositing a low-kdielectric material layer 45 for forming low-k dielectricgate sidewall spacers 50. The low-kdielectric material layer 45 depicted inFIGS. 14A and 14B is similar to the low-kdielectric material layer 45 that has been described above with reference toFIGS. 6A and 6B . Therefore, the above description of the low-kdielectric material layer 45 provided forFIGS. 6A and 6B is equally applicable to the low-kdielectric material layer 45 depicted inFIGS. 6A and 6B . For example, the low-kdielectric material layer 45 may be composed of SiOCN. -
FIGS. 15A and 15B depict etching the low-kdielectric material layer 45 to form the low-k dielectricgate sidewall spacer 50. In some embodiments, an etch process is used to remove the portions of the low-kdielectric material layer 45 that are not present on the sidewalls of thegate structures 40. The remaining portions of the low-kdielectric material layer 45 that are present on the sidewalls of thegate structures 40 provide the low-k dielectricgate sidewall spacers 50. In some embodiments, removing the low-kdielectric material layer 45 from thefin structures 10 in thesecond device region 20 exposes the high-kdielectric fin liner 25 that is present on thefin structures 10. Therefore, in some embodiments, the etch chemistry for etching the low-kdielectric material layer 45 may be selective to the high-kdielectric fin liner 25. In some embodiments, removing the low-kdielectric material layer 45 from thefin structures 10 in thefirst device region 15 exposed the exterior surfaces of thefin structures 10. Therefore, in some embodiments, the etch chemistry for etching the low-kdielectric material layer 45 may be selective to thefin structures 10. - In some embodiments, the etch process for etching the low-k
dielectric material layer 45 and forming the low-k dielectricgate sidewall spacers 50 includes an anisotropic etch. The anisotropic etch may include reactive-ion etching (RIE). Other examples of anisotropic etching that can be used at this point of the present disclosure include ion beam etching, plasma etching or laser ablation. - In some embodiments, the etch process may continue until the portions of the low-k
dielectric material layer 45 is removed from the upper surfaces of thegate structure 40, i.e., removed from the upper surface of thesecond layer 37 of the dielectric cap, and is removed from thefin structures 10, and theisolation regions 6 between thefin structures 10. The remaining portions of the low-k dielectric material 45 are present on the sidewalls of thegate structures 40, and provides the low-k dielectricgate sidewall spacers 50. The width of low-k dielectric gate sidewalls spacers 50 in thefirst device region 15 is substantially equal to the width of the low-k dielectricgate sidewall spacers 50 in thesecond device region 20. In one embodiment, the width of the low-k dielectric gate sidewall spacers ranges from 1 nm to 10 nm. In another embodiment, the width of the low-k dielectric gate sidewall spacers ranges from 2 nm to 5 nm. -
FIGS. 16A and 16B depict one embodiment of forming a firstepitaxial semiconductor material 50 for the source and drain regions of the semiconductor devices being formed in thefirst device region 15. The firstepitaxial semiconductor material 50 that is formed on thefin structures 10 is obstructed from being formed on the fin structures in thesecond device region 20 by the high-kdielectric fin liner 25 present thereon. The firstepitaxial semiconductor material 50 that is depicted inFIGS. 16A and 16B is similar to the firstepitaxial semiconductor material 50 that has been described above with reference toFIGS. 8A and 8B . Therefore, the above description of the firstepitaxial semiconductor material 50 provided forFIGS. 8A and 8B is equally applicable to the firstepitaxial semiconductor material 50 depicted inFIGS. 16A and 16B . For example, the firstepitaxial semiconductor material 50 may be composed of p-type conductivity germanium containing epitaxial semiconductor material, such as silicon germanium. - Following formation of the first
epitaxial semiconductor material 50, the exterior surfaces of the first epitaxial semiconductor material are oxidized to provide anoxide liner 55. Theoxide liner 55 is formed on the entirety of the exposed surfaces of the firstepitaxial semiconductor material 50. For example, theoxide liner 55 may be formed using a thermal oxidation process. In some embodiments, in which the firstepitaxial semiconductor material 50 is composed of germanium, the thermal oxidation process applied to thefirst epitaxial semiconductor 50 produces a germanium containing oxide for theoxide liner 55. Theoxide liner 55 is formed on the entirety of the exterior surfaces of the firstepitaxial semiconductor material 50. Theoxide liner 55 that is formed on the exterior surface of the firstepitaxial semiconductor material 50 obstructs the subsequently formed second firstepitaxial semiconductor material 60 provides the source and drain regions in thesecond device region 20 from being formed in thefirst device region 15. In some embodiments, theoxide liner 55 has a thickness ranging from 1 nm to 10 nm. In another embodiment, theoxide liner 55 has a thickness ranging from 2 nm to 5 nm. - Following the formation of the
oxide liner 55, the high-kdielectric fin liner 25 is removed from thesecond device region 20, which exposes the exterior surfaces of thefin structures 10 in thesecond device region 20. The high-kdielectric fin liner 25 may be removed using a selective etch process. For example, the high-kdielectric fin liner 25 can be removed using an etch that is selective to thefin structures 10 in thesecond device region 20, and theoxide liner 55 in thefirst device region 10. -
FIGS. 17A and 17B depict one embodiment of forming a secondepitaxial semiconductor material 60 for the source and drain regions of the semiconductor devices being formed in thesecond device region 20. As noted above, the semiconductor devices in thesecond device region 20 have an opposite conductivity type as the semiconductor devices in thefirst device region 15. In the present example, thefirst device region 10 has been processed to provide n-type FinFET. Therefore, the secondepitaxial semiconductor material 60 that is formed on thefin structures 10 in thesecond device region 20 typically has an n-type conductivity in order to provide n-type semiconductor devices, such as n-FinFETs. As noted above, theoxide liner 55 obstructs the secondepitaxial semiconductor material 60 from being formed on the firstepitaxial semiconductor material 50 that is present in thefirst device region 15. - In some embodiments, the second
epitaxial semiconductor material 60 is composed of silicon (Si) that is in-situ doped with an n-type dopant to provide the n-type source and drain regions for the n-type conductivity semiconductor devices. In other embodiments, the secondepitaxial semiconductor material 60 may be composed of silicon doped with carbon (Si:C). The secondepitaxial semiconductor material 60 may be n-type doped. In some embodiments, the above described method provides p-type FinFETs in a first device region and n-type FinFETs in a second device region. -
FIGS. 18A-21B depict another embodiment of the present disclosure. In the embodiment depicted inFIGS. 18A-21B , the high-kdielectric fin liner 25 is removed after the etch steps that define the low-k dielectricgate sidewall spacer 50. In this embodiment, the high-kdielectric fin liner 25 protects thefin structures 10 in thefirst device region 15 and thesecond device region 20 during the etch processes that define the low-k dielectricgate sidewall spacer 50. -
FIGS. 18A and 18B depict depositing a low-kdielectric material layer 45 for forming a low-k dielectricgate sidewall spacer 50 on the structure depicted inFIGS. 12A and 12B . The low-kdielectric material layer 45 depicted inFIGS. 18A and 18B is similar to the low-kdielectric material layer 45 that has been described above with reference toFIGS. 6A and 6B . Therefore, the above description of the low-kdielectric material layer 45 provided forFIGS. 6A and 6B is equally applicable to the low-kdielectric material layer 45 depicted inFIGS. 6A and 6B . For example, the low-kdielectric material layer 45 may be composed of SiOCN. -
FIGS. 19A and 19B depict forming ablock mask 30 over thesecond device region 20 after etching the low-kdielectric material layer 45 to form the low-k dielectricgate sidewall spacer 50, and removing the high-kdielectric fin liner 25 from thefirst device region 15. Etching the low-k dielectric layer 45 to form the low-k dielectricgate sidewall spacer 50 has been described above with reference toFIGS. 7A and 7B . Forming theblock mask 30 has been described above with reference toFIGS. 13A and 13B . The exposed portion of the high-kdielectric fin liner 25 that may be removed using a selective etch process while the portion of the high-kdielectric fin liner 25 that is present in thesecond device region 20 is protected by theblock mask 30, and remains. For example, the high-kdielectric fin liner 25 can be removed using an etch that is selective to thefin structures 10 in thefirst device region 15. After removing the high-kdielectric fin liner 25 from thefin structures 10 in thefirst device region 10, theblock mask 30 may be removed. -
FIGS. 20A and 20B depict one embodiment of forming a firstepitaxial semiconductor material 50 for the source and drain regions of the semiconductor devices being formed in thefirst device region 15 ofFIGS. 19A and 19B . The firstepitaxial semiconductor material 50 that is formed on thefin structures 10 is obstructed from being formed on thefin structures 10 in thesecond device region 20 by the high-kdielectric fin liner 25 present thereon. The firstepitaxial semiconductor material 50 that is depicted inFIGS. 20A and 20B is similar to the firstepitaxial semiconductor material 50 that has been described above with reference toFIGS. 8A and 8B . Therefore, the above description of the firstepitaxial semiconductor material 50 provided forFIGS. 8A and 8B is equally applicable to the firstepitaxial semiconductor material 50 depicted inFIGS. 20A and 20B . For example, the firstepitaxial semiconductor material 50 may be composed of p-type conductivity germanium containing epitaxial semiconductor material, such as silicon germanium. - Following formation of the first
epitaxial semiconductor material 50, the exterior surfaces of the first epitaxial semiconductor material are oxidized to provide anoxide liner 55. Theoxide liner 55 is formed on the entirety of the exposed surfaces of the firstepitaxial semiconductor material 50. For example, theoxide liner 55 may be formed using a thermal oxidation process. In some embodiments, in which the firstepitaxial semiconductor material 50 is composed of germanium, the thermal oxidation process applied to thefirst epitaxial semiconductor 50 produces a germanium containing oxide for theoxide liner 55. Theoxide liner 55 that is formed on the exterior surface of the firstepitaxial semiconductor material 50 obstructs the subsequently formed second firstepitaxial semiconductor material 60 provides the source and drain regions in thesecond device region 20 from being formed in thefirst device region 15. In some embodiments, theoxide liner 55 has a thickness ranging from 1 nm to 10 nm. In another embodiment, theoxide liner 55 has a thickness ranging from 2 nm to 5 nm. - Following the formation of the
oxide liner 55, the high-kdielectric fin liner 25 is removed from thesecond device region 20, which exposes the exterior surfaces of thefin structures 10 in thesecond device region 20. The high-kdielectric fin liner 25 may be removed using a selective etch process. For example, the high-kdielectric fin liner 25 can be removed using an etch that is selective to thefin structures 10 in thesecond device region 20, and theoxide liner 55 in thefirst device region 10. -
FIGS. 21A and 21B depict one embodiment of forming a secondepitaxial semiconductor material 60 for the source and drain regions of the semiconductor devices being formed in thesecond device region 20. As noted above, theoxide liner 55 obstructs the secondepitaxial semiconductor material 60 from being formed on the firstepitaxial semiconductor material 50 that is present in thefirst device region 15. - In some embodiments, the second
epitaxial semiconductor material 60 is composed of silicon (Si) that is in-situ doped with an n-type dopant to provide the n-type source and drain regions for the n-type conductivity semiconductor devices. In other embodiments, the secondepitaxial semiconductor material 60 may be composed of silicon doped with carbon (Si:C). The secondepitaxial semiconductor material 60 may be n-type doped. In some embodiments, the above described method provides p-type FinFETs in a first device region and n-type FinFETs in a second device region. - It is noted that the above process sequences describe a gate first process sequence for forming FinFETs. The present disclosure is not limited to only gate first processing. For example, gate last, which is also referred to as replacement gate processing, is also suitable for use with the methods and structures of the present disclosure. A gate last process can include forming a replacement gate structure on the channel portion of the fin structures, forming a spacer on the sidewall of the replacement gate structure, forming source and drain regions on opposing sides of the replacement gate structure, removing the replacement gate structure, and forming a functional gate structure in the space once occupied by the replacement gate structure. The replacement gate structure can include sacrificial material that defines the geometry of a later formed functional gate structure that functions to switch the semiconductor device from an “on” to “off” state, and vice versa. A process sequence employing a replacement gate structure may be referred to as a “gate last” process sequence. Both gate first and gate last process sequences are applicable to the present disclosure.
- The methods and structures that have been described above with reference to
FIGS. 1-21B may be employed in any electrical device including integrated circuit chips. The integrated circuit chips including the disclosed structures and formed using the disclosed methods may be integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, including computer products or devices having a display, a keyboard or other input device, and a central processor. - Having described preferred embodiments of a methods and structures disclosed herein, it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (20)
1. A method of forming a fin structure comprising:
forming a high-k dielectric fin liner on at least one of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region;
forming a low-k dielectric spacer on a channel region of said at least one of the first and second plurality of fin structures;
forming a first epitaxial semiconductor material on one for said first and second plurality of fin structures from which the high-k dielectric fin liner is removed, wherein a remaining portion of the high-k dielectric fin liner remains on a second of said first and second plurality of fin structures;
oxidizing the first epitaxial semiconductor material;
removing a remaining portion of the high-k dielectric fin liner; and
forming a second epitaxial semiconductor material on said second of said first and second plurality of fin structures.
2. The method of claim 1 , wherein said forming the high-k dielectric fin liner on at least one of the first plurality of fin structures in the first device region and a second plurality of fin structures in the second device region comprises:
forming a material layer of high-k dielectric on the first and second plurality of fin structures;
forming a block mask over material layer of the high-k dielectric that is present over the second plurality of fin structures;
removing an exposed portion of the material layer of the high-k dielectric that is present over the first plurality of fin structures, wherein a remaining portion of the material layer of the high-k dielectric provides the high-k dielectric fin liner that is present on the second plurality of fin structures; and
removing the block mask.
3. The method of claim 2 , wherein forming the low-k dielectric spacer comprises:
forming a gate structure;
depositing a low-dielectric layer on the gate structure and over the first and second plurality of fin structures; and
etching the low-dielectric layer to form the low-k dielectric spacer.
4. The method of claim 3 , wherein the first epitaxial semiconductor material comprises germanium.
5. The method of claim 4 , wherein said oxidizing the first epitaxial semiconductor material forms an oxide including said germanium that obstructs said second epitaxial semiconductor material from being formed on the first plurality of fin structures in the first device region.
6. The method of claim 5 , wherein the first epitaxial semiconductor material is comprised of a p-type conductivity dopant, and the second epitaxial semiconductor material is comprised of an n-type conductivity dopant.
7. The method of claim 1 , wherein said forming the high-k dielectric fin liner comprises depositing the high-k dielectric fin liner on said first plurality of fin structures and said second plurality of fin structures.
8. The method of claim 7 , wherein the first epitaxial semiconductor material comprises germanium.
9. The method of claim 8 , wherein said oxidizing the first epitaxial semiconductor material forms an oxide including said germanium that obstructs said second epitaxial semiconductor material from being formed on the first plurality of fin structures in the first device region.
10. The method of claim 9 , wherein the first epitaxial semiconductor material is comprised of a p-type conductivity dopant.
11. The method of claim 10 , wherein the second epitaxial semiconductor material is comprised of an n-type conductivity dopant.
12. The method of claim 7 , wherein said forming the low-k dielectric spacer on the channel region of the at least one of the first and second plurality of fin structures comprises:
forming a gate structure on the first and second plurality of fin structures, wherein the gate structure is deposited atop the high-k dielectric fin liner;
forming said low-k dielectric spacer;
forming a block mask over the second plurality of fin structures in the second device region;
removing the high-k dielectric fin liner from the first device region, wherein the high-k dielectric fin liner remains in the second device region; and
removing the block mask.
13. The method of claim 12 , wherein forming the low-k dielectric spacer comprises:
depositing a low-k dielectric layer on the gate structure and over the first and second plurality of fin structures; and
etching the low-k dielectric layer to form the low-k dielectric gate sidewall structure, wherein one of said low-k dielectric gate sidewall structure is present on the high-k dielectric fin liner.
14. The method of claim 13 , wherein the first epitaxial semiconductor material comprises germanium.
15. The method of claim 14 , wherein said oxidizing the first epitaxial semiconductor material forms an oxide including said germanium that obstructs said second epitaxial semiconductor material from being formed on the first plurality of fin structures in the first device region.
16. A method of forming a fin structure comprising:
forming a dielectric fin liner comprising hafnium and oxygen on at least one of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region;
forming a SiOCN dielectric spacer on the channel region of said at least one of the first and second plurality of fin structures;
forming a first epitaxial semiconductor material on one for said first and second plurality of fin structures from which the dielectric fin liner is removed, wherein a remaining portion of the dielectric fin liner remains on a second of said first and second plurality of fin structures;
oxidizing the first epitaxial semiconductor material; and
forming a second epitaxial semiconductor material on said second of said first and second plurality of fin structures.
17. A method of forming a fin structure comprising:
forming a dielectric fin liner comprising hafnium and oxygen on at least one of a first plurality of fin structures in a first device region and a second plurality of fin structures in a second device region;
forming a gate structure;
depositing a SiOCN layer on the gate structure and over the first and second plurality of fin structures;
etching the SiOCN layer to form a SiOCN dielectric spacer on the channel region of said at least one of the first and second plurality of fin structures;
forming a first epitaxial semiconductor material on one for said first and second plurality of fin structures from which the dielectric fin liner is removed, wherein a remaining portion of the dielectric fin liner remains on a second of said first and second plurality of fin structures;
oxidizing the first epitaxial semiconductor material; and
forming a second epitaxial semiconductor material on said second of said first and second plurality of fin structures.
18. The method of claim 17 , wherein the first epitaxial semiconductor material comprises germanium.
19. The method of claim 16 , wherein said oxidizing the first epitaxial semiconductor material forms an oxide including said germanium that obstructs said second epitaxial semiconductor material from being formed on the first plurality of fin structures in the first device region.
20. The method of claim 19 , wherein the first epitaxial semiconductor material is comprised of a p-type conductivity dopant, and the second epitaxial semiconductor material is comprised of an n-type conductivity dopant.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/240,578 US9748146B1 (en) | 2016-02-04 | 2016-08-18 | Single spacer for complementary metal oxide semiconductor process flow |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/015,512 US9450095B1 (en) | 2016-02-04 | 2016-02-04 | Single spacer for complementary metal oxide semiconductor process flow |
US15/240,578 US9748146B1 (en) | 2016-02-04 | 2016-08-18 | Single spacer for complementary metal oxide semiconductor process flow |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/015,512 Continuation US9450095B1 (en) | 2016-02-04 | 2016-02-04 | Single spacer for complementary metal oxide semiconductor process flow |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170229350A1 true US20170229350A1 (en) | 2017-08-10 |
US9748146B1 US9748146B1 (en) | 2017-08-29 |
Family
ID=56895602
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/015,512 Active US9450095B1 (en) | 2016-02-04 | 2016-02-04 | Single spacer for complementary metal oxide semiconductor process flow |
US15/170,333 Active US9754942B2 (en) | 2016-02-04 | 2016-06-01 | Single spacer for complementary metal oxide semiconductor process flow |
US15/240,578 Active US9748146B1 (en) | 2016-02-04 | 2016-08-18 | Single spacer for complementary metal oxide semiconductor process flow |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/015,512 Active US9450095B1 (en) | 2016-02-04 | 2016-02-04 | Single spacer for complementary metal oxide semiconductor process flow |
US15/170,333 Active US9754942B2 (en) | 2016-02-04 | 2016-06-01 | Single spacer for complementary metal oxide semiconductor process flow |
Country Status (1)
Country | Link |
---|---|
US (3) | US9450095B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9806078B1 (en) * | 2016-11-02 | 2017-10-31 | Globalfoundries Inc. | FinFET spacer formation on gate sidewalls, between the channel and source/drain regions |
US10002796B1 (en) * | 2016-12-15 | 2018-06-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual epitaxial growth process for semiconductor device |
US20220278002A1 (en) * | 2021-02-26 | 2022-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming epitaxial source/drain features using a self-aligned mask and semiconductor devices fabricated thereof |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150214331A1 (en) * | 2014-01-30 | 2015-07-30 | Globalfoundries Inc. | Replacement metal gate including dielectric gate material |
US9450095B1 (en) * | 2016-02-04 | 2016-09-20 | International Business Machines Corporation | Single spacer for complementary metal oxide semiconductor process flow |
US9698226B1 (en) * | 2016-04-11 | 2017-07-04 | Globalfoundries Inc. | Recess liner for silicon germanium fin formation |
US9711507B1 (en) | 2016-09-30 | 2017-07-18 | International Business Machines Corporation | Separate N and P fin etching for reduced CMOS device leakage |
US10153210B1 (en) * | 2017-06-09 | 2018-12-11 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US10243079B2 (en) | 2017-06-30 | 2019-03-26 | International Business Machines Corporation | Utilizing multilayer gate spacer to reduce erosion of semiconductor fin during spacer patterning |
KR102519551B1 (en) * | 2017-08-03 | 2023-04-10 | 삼성전자주식회사 | Semiconductor device |
US10211288B1 (en) * | 2017-10-20 | 2019-02-19 | International Business Machines Corporation | Vertical transistors with multiple gate lengths |
CN109786327B (en) * | 2017-11-10 | 2021-07-13 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US10879124B2 (en) * | 2017-11-21 | 2020-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method to form a fully strained channel region |
US10395994B1 (en) * | 2018-03-05 | 2019-08-27 | International Business Machines Corporation | Equal spacer formation on semiconductor device |
US10978571B2 (en) | 2018-10-24 | 2021-04-13 | International Business Machines Corporation | Self-aligned contact with metal-insulator transition materials |
US11264485B2 (en) * | 2019-10-24 | 2022-03-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Spacer structure for semiconductor device |
US11562908B2 (en) * | 2020-04-28 | 2023-01-24 | International Business Machines Corporation | Dielectric structure to prevent hard mask erosion |
US11456298B2 (en) * | 2021-01-26 | 2022-09-27 | Nanya Technology Corporation | Semiconductor device with carbon liner over gate structure and method for forming the same |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5869879A (en) | 1996-12-06 | 1999-02-09 | Advanced Micro Devices, Inc. | CMOS integrated circuit having a sacrificial metal spacer for producing graded NMOS source/drain junctions dissimilar from PMOS source/drain junctions |
US7321155B2 (en) | 2004-05-06 | 2008-01-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Offset spacer formation for strained channel CMOS transistor |
US20080258225A1 (en) | 2007-04-20 | 2008-10-23 | Advanced Micro Devices, Inc. | Mos transistors having high-k offset spacers that reduce external resistance and methods for fabricating the same |
US9059318B2 (en) | 2009-08-31 | 2015-06-16 | International Business Machines Corporation | Stressed source/drain CMOS and method of forming same |
US8436404B2 (en) * | 2009-12-30 | 2013-05-07 | Intel Corporation | Self-aligned contacts |
US8609497B2 (en) * | 2010-02-12 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of dual EPI process for semiconductor device |
US8546228B2 (en) | 2010-06-16 | 2013-10-01 | International Business Machines Corporation | Strained thin body CMOS device having vertically raised source/drain stressors with single spacer |
US8492839B2 (en) | 2010-08-24 | 2013-07-23 | International Business Machines Corporation | Same-chip multicharacteristic semiconductor structures |
US9595477B2 (en) | 2011-01-20 | 2017-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an epitaxy region |
US9087741B2 (en) | 2011-07-11 | 2015-07-21 | International Business Machines Corporation | CMOS with dual raised source and drain for NMOS and PMOS |
US9184100B2 (en) * | 2011-08-10 | 2015-11-10 | United Microelectronics Corp. | Semiconductor device having strained fin structure and method of making the same |
JP2013069885A (en) * | 2011-09-22 | 2013-04-18 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
US9136383B2 (en) * | 2012-08-09 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
US9093566B2 (en) * | 2012-12-31 | 2015-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | High efficiency FinFET diode |
US8617996B1 (en) | 2013-01-10 | 2013-12-31 | Globalfoundries Inc. | Fin removal method |
WO2014162164A1 (en) | 2013-04-03 | 2014-10-09 | Commissariat A L'energie Atomique Et Aux Eneriges Alternatives | Cmos in situ doped flow with independently tunable spacer thickness |
US9177871B2 (en) | 2013-12-30 | 2015-11-03 | Globalfoundries Inc. | Balancing asymmetric spacers |
KR102170856B1 (en) * | 2014-02-19 | 2020-10-29 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US9583598B2 (en) * | 2014-10-03 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | FETs and methods of forming FETs |
US9691900B2 (en) * | 2014-11-24 | 2017-06-27 | International Business Machines Corporation | Dual epitaxy CMOS processing using selective nitride formation for reduced gate pitch |
US9330983B1 (en) * | 2015-02-16 | 2016-05-03 | International Business Machines Corporation | CMOS NFET and PFET comparable spacer width |
US10134863B2 (en) * | 2015-06-15 | 2018-11-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical semiconductor device structure and method of forming |
US9450095B1 (en) * | 2016-02-04 | 2016-09-20 | International Business Machines Corporation | Single spacer for complementary metal oxide semiconductor process flow |
-
2016
- 2016-02-04 US US15/015,512 patent/US9450095B1/en active Active
- 2016-06-01 US US15/170,333 patent/US9754942B2/en active Active
- 2016-08-18 US US15/240,578 patent/US9748146B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9806078B1 (en) * | 2016-11-02 | 2017-10-31 | Globalfoundries Inc. | FinFET spacer formation on gate sidewalls, between the channel and source/drain regions |
US10002796B1 (en) * | 2016-12-15 | 2018-06-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual epitaxial growth process for semiconductor device |
US20180174919A1 (en) * | 2016-12-15 | 2018-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual Epitaxial Growth Process for Semiconductor Device |
US20220278002A1 (en) * | 2021-02-26 | 2022-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming epitaxial source/drain features using a self-aligned mask and semiconductor devices fabricated thereof |
US11735483B2 (en) * | 2021-02-26 | 2023-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming epitaxial source/drain features using a self-aligned mask and semiconductor devices fabricated thereof |
Also Published As
Publication number | Publication date |
---|---|
US9748146B1 (en) | 2017-08-29 |
US20170229463A1 (en) | 2017-08-10 |
US9754942B2 (en) | 2017-09-05 |
US9450095B1 (en) | 2016-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9748146B1 (en) | Single spacer for complementary metal oxide semiconductor process flow | |
US9576956B2 (en) | Method and structure of forming controllable unmerged epitaxial material | |
US10854733B2 (en) | Composite spacer enabling uniform doping in recessed fin devices | |
US10522342B2 (en) | Atomic layer deposition sealing integration for nanosheet complementary metal oxide semiconductor with replacement spacer | |
US11374111B2 (en) | Forming replacement low-k spacer in tight pitch fin field effect transistors | |
US9570555B1 (en) | Source and drain epitaxial semiconductor material integration for high voltage semiconductor devices | |
US10388571B2 (en) | Fin type field effect transistors with different pitches and substantially uniform fin reveal | |
US9985114B2 (en) | Fin field effect transistor structure and method to form defect free merged source and drain epitaxy for low external resistance | |
US10840247B2 (en) | Orientation engineering in complementary metal oxide semiconductor fin field effect transistor integration for increased mobility and sharper junction | |
US9947586B2 (en) | Tunneling fin type field effect transistor with epitaxial source and drain regions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BERGENDAHL, MARC A.;CHENG, KANGGUO;DECHENE, JESSICA;AND OTHERS;SIGNING DATES FROM 20160202 TO 20160203;REEL/FRAME:039477/0547 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |