US20170222049A1 - Vertical transistor and the fabrication method - Google Patents

Vertical transistor and the fabrication method Download PDF

Info

Publication number
US20170222049A1
US20170222049A1 US15/491,985 US201715491985A US2017222049A1 US 20170222049 A1 US20170222049 A1 US 20170222049A1 US 201715491985 A US201715491985 A US 201715491985A US 2017222049 A1 US2017222049 A1 US 2017222049A1
Authority
US
United States
Prior art keywords
dielectric layer
region
gate
drift region
vertical transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/491,985
Inventor
Deyuan Xiao
Richard Chang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zing Semiconductor Corp
Original Assignee
Zing Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zing Semiconductor Corp filed Critical Zing Semiconductor Corp
Priority to US15/491,985 priority Critical patent/US20170222049A1/en
Assigned to ZING SEMICONDUCTOR CORPORATION reassignment ZING SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, RICHARD, XIAO, DEYUAN
Publication of US20170222049A1 publication Critical patent/US20170222049A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02428—Structure
    • H01L21/0243—Surface structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/207—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66522—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66666—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827—Vertical transistors
    • H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode

Definitions

  • GaN As a typical representative of third-generation semiconductor materials, wide-band gap semiconductors, including GaN, possess a plurality of outstanding performances capabilities which silicon (Si) materials lack.
  • GaN is an excellent semiconductor material for high-frequency, high-voltage, high-temperature, and high-power applications, with great prospects for application in civil and military fields. Due to advances in GaN technology, especially the gradual maturity and commercialization of large-diameter silicon-based GaN epitaxial technology, the technology of GaN power semiconductors is expected to be a technical solution of high-performance and low success rate. Thus the GaN power devices have drawn the attention of famous international semiconductor manufacturers and research institutes.
  • the present invention aims to provide a vertical transistor and its fabrication method.
  • the vertical transistor is a GaN junction-less power transistor, reducing the power consumption of the transistor.
  • the present invention is a vertical transistor, comprising: a first surface and a second surface opposite to said first surface; a drift region of the first doping type and said drift region being located between said first surface and the second surface; at least one source region of said first doping type and the source region being located between said drift region and said first surface, with a first dielectric layer located between adjacent source regions; at least one drain region with said first doping type and said drain region being located between said drift region and said second surface, with a gate provided between adjacent drain regions.
  • Said gate includes a gate electrode and a gate dielectric layer located between said gate electrode and said drift region, a second dielectric layer being positioned between said gate electrode and said second surface.
  • it also includes the source electrode on said first surface and the drain electrode on said second surface.
  • said first doping type is N-type.
  • the drift region is N-type doped GaN, with a thickness of 2-50 ⁇ m.
  • the source region is the heavily doped N-type GaN and said drain region is heavily doped N-type GaN.
  • the gate electrode is one of Ti, TiN, Ta, TaN, W, Al, Cu, Ag, Ni, Au, Cr and polycrystalline silicon.
  • the gate dielectric layer is silicon oxide and said silicon oxide is 2-50 nm thick.
  • the first dielectric layer is one of silicon oxide, SiON or GaN. Said first dielectric layer is 20-100 nm thick.
  • the second dielectric layer is one of silicon oxide, SiON or GaN. Said second dielectric layer is 20-100 nm thick.
  • the present invention also provides a method for preparing a vertical transistor comprising: providing a patterned semiconductor substrate; forming a first dielectric layer on one portion of the patterned semiconductor substrate and forming a source region on the remaining portion of patterned semiconductor substrate, said source region having the first doping type; forming a drift layer and the drain region film layer, the drift layer covering the first dielectric layer and the drain region, said drain region film layer overlaying said drift layer, said drift layer and drain region film layer having the first doping type; etching said drain region film layer and said drift layer to form a trench, the trench exposing the drift layer, the remaining drift layer forming the drift region, the remaining drain region film layer forming a drain region; forming the gate dielectric layer and the gate electrode, the gate dielectric layer overlaying the bottom and side walls of the trench, said gate electrode overlaying the gate dielectric layer and filling some portions of said trench; forming the second dielectric layer, said second dielectric layer overlaying said gate electrode, and filling the remaining portion of the trench.
  • the steps to form said gate dielectric layer and gate electrode comprise: forming a dielectric layer and an electrode film layer, the dielectric layer covering the bottom and side walls of the trench and the drain region, said electrode film layer overlaying said dielectric film layer; planarizing the electrode film layer, the electrode layer is set flush with the dielectric film layer; etching said dielectric film layer to form a gate dielectric layer, said gate dielectric layer exposing said drain region; removing some portions of the electrode film layer to form the gate electrode.
  • they further comprise forming a drain electrode, the drain electrode overlaying the second dielectric layer, said gate dielectric layer and said drain region; removing the patterned semiconductor substrate; forming a source electrode, said source electrode overlaying the first dielectric layer and the source region.
  • the surface of the patterned semiconductor substrate is provided with a hemispherical or polygonal pattern.
  • the present invention provides a vertical transistor comprising a source region, a drift region, a drain region and a gate electrode, wherein the source region, the drain region and the drift region have the first doping type, so that the transistor is a junction-less transistor, thereby reducing power consumption of the transistor.
  • the voltage applied to the gate is used to control the passage of carriers in the drift region into the depletion region between gates, so as control the switch of transistor.
  • FIG. 1 illustrates a schematic diagram of cross-sectional structural view of the vertical transistor in an embodiment of present invention
  • FIG. 2 illustrates a flowchart of the method to prepare a vertical transistor in an embodiment of present invention
  • FIG. 3 illustrates a schematic diagram of the cross-sectional structural view of the patterned semiconductor substrate in an embodiment of present invention
  • FIG. 4 illustrates a schematic diagram of the cross-sectional structural view of the first dielectric layer and the source region in an embodiment of present invention
  • FIG. 5 illustrates a schematic structural diagram of forming the drift layer and the drain region film layer in an embodiment of present invention
  • FIG. 6 illustrates a schematic and structural diagram of the trench in an embodiment of present invention
  • FIG. 7 illustrates a schematic and structural diagram of forming the film dielectric film layer and the electrode film layer in an embodiment of present invention
  • FIG. 8 illustrates a schematic and structural diagram of planarizing the electrode film layer in an embodiment of present invention
  • FIG. 9 illustrates a schematic and structural diagram of forming the gate dielectric layer in an embodiment of present invention.
  • FIG. 10 illustrates a schematic and structural diagram of forming the gate electrode in an embodiment of present invention
  • FIG. 11 illustrates a schematic and structural diagram of forming the second dielectric layer in an embodiment of present invention
  • FIG. 12 illustrates a schematic and structural diagram of forming the drain electrode in an embodiment of present invention
  • FIG. 13 illustrates a schematic and structural diagram of turning off the vertical transistor in an embodiment of present invention
  • FIG. 14 illustrates a schematic and structural diagram of turning on the vertical transistor in an embodiment of present invention.
  • the core idea of the present invention is to provide a vertical transistor, comprising: a first surface and a second surface opposite to the first surface; a drift region with the first doping type, said drift region is located between said first surface and the second surface; at least one source region with said first doping type and the source region is located between said drift region and said first surface, with the first dielectric layer located between adjacent source regions; at least one drain region with said first doping type and said drain region is located between said drift region and said second surface, with a gate provided between adjacent drain regions.
  • Said gate includes a gate electrode and a gate dielectric layer located between said gate electrode and said drift region, the second dielectric layer is positioned between said gate electrode and said second surface.
  • the source region, drain region and drift region all have the first doping type so that the transistor is the junction-less power transistor, thereby reducing the power consumption of the transistor.
  • FIG. 1 illustrates the cross-sectional and schematic diagram of a vertical transistor 200 which comprises: a first surface 201 and a second surface 202 , opposite to the first surface 201 ; a drift region 230 , located between said first surface 201 and second surface 202 , the drift region 230 being first N-type doping type.
  • the drift region 230 being N-type doped GaN.
  • the thickness of the drift region 230 is 2 ⁇ m-50 ⁇ m; at least one source region 220 being located between the drift region 230 and the first surface 201 , the source region 220 being first doping type, and the source region 220 being heavily doped N-type GaN.
  • the thickness of the source region 220 is 10-50 nm.
  • the first dielectric layer 210 is disposed between the adjacent source regions 220 .
  • the first dielectric layer 210 is employed to isolate the source region 220 .
  • the first dielectric layer 210 is one of silicon oxide, SiON, or GaN.
  • the thickness of first dielectric layer 210 is 20-100 nm; at least one drain region 240 is located between the drift region 230 and the second surface 202 , the drain region 240 being said first doping type.
  • the drain region 240 is heavily doped N-type GaN.
  • the thickness of the drain region 240 is 10-50 nm.
  • a gate 300 is disposed between adjacent drain regions 240 .
  • the gate 300 includes a gate electrode 260 and a gate dielectric layer 250 located between the gate electrode 260 and said drift region 230 , the gate dielectric layer 250 being silicon oxide and 2-50 nm thick, said gate dielectric layer 260 is one of Ti, TiN, Ta, TaN, W, Al, Cu, Ag, Ni, Au, Cr, or polycrystalline silicon.
  • a second dielectric layer 270 is disposed between the gate electrode 260 and the second surface 202 .
  • the second dielectric layer 270 is employed to realize the electrical insulation between the gate electrode 260 and the drain electrode, said second dielectric layer 270 being of silicon oxide, SiON, or GaN.
  • the thickness of the second dielectric layer 270 is 20-100 nm.
  • the vertical transistor further comprises a source electrode 290 on the first surface 201 and a drain electrode 280 on the second surface 202 .
  • the source electrode 290 is of Ti, Ni, Al, or Au.
  • the thickness of the source electrode 290 is 50-200 nm.
  • the drain electrode 280 is of Ti, Ni, Al, or Au.
  • the thickness of the drain electrode 280 is 50-200 nm.
  • FIG. 2 is a flow chart for preparing the vertical transistor.
  • FIG. 3 to FIG. 12 illustrate the schematic and structural view of all steps.
  • the fabrication process comprises following steps:
  • Step S 1 is implemented with reference to FIG. 3 .
  • a patterned semiconductor substrate 100 is provided.
  • the surface of the patterned semiconductor substrate 100 has a hemispherical or polygonal pattern.
  • the pattern array is formed on the semiconductor substrate with planar surfaces.
  • an array of polystyrene beads is attached using a patterned array as a mask to etch the semiconductor substrate and form the patterned semiconductor substrate.
  • the semiconductor substrate 100 may be a silicon substrate, a germanium substrate, or an SiGe substrate.
  • a silicon substrate is preferred. It is appreciated that, due to the lattice mismatch between the IV materials and III-V compounds, the formation of III-Vcompounds on the patterned semiconductor substrate will lead to defects. However, the pattern formed on the surface of semiconductor substrate may reduce the defect caused by lattice mismatch.
  • Step S 2 is implemented with reference to FIG. 4 .
  • a first dielectric layer 210 is formed on some portion of the patterned semiconductor substrate 100 and a source region 220 is formed on the remaining portion of the patterned semiconductor substrate 100 .
  • the source region 220 has the first doping type, e.g., the source region 220 is heavily doped N-type GaN.
  • the first dielectric layer 210 is silicon oxide, SiON, or GaN. The first dielectric layer 210 is used to isolate the source region 220 .
  • Step S 3 is implemented with reference to FIG. 5 .
  • a drift layer 231 and a drain region film layer 241 are formed.
  • the drift layer 231 overlays the first dielectric layer 210 and the source region 220 .
  • Said drain region film layer 241 overlays the drift layer 231 .
  • the drift layer 231 has the first doping type and is heavily doped N-type GaN.
  • the thickness of the drift layer 231 is 2 ⁇ m-50 ⁇ m.
  • the drain region film layer 241 has the first doping type and is heavily doped N-type GaN.
  • Step S 4 is implemented with reference to FIG. 6 .
  • the drain region film layer 241 is etched and the drift layer 231 forms a trench 310 .
  • the trench 310 exposes the drift layer 241 .
  • the remaining portion of the drift layer 231 forms the drift region 230 .
  • the remaining portion of the drain region film layer 241 forms the drain region 240 .
  • Step S 5 is implemented with reference to FIG. 7 to FIG. 10 .
  • a gate dielectric layer 250 and a gate electrode 260 are formed.
  • the gate dielectric layer 250 covers the bottom and side walls of the trench 310 .
  • the gate dielectric layer 260 overlays the gate dielectric layer 250 and fills partially the trench 310 .
  • steps to form the gate dielectric layer 250 and the gate electrode 260 specifically comprise:
  • a dielectric film layer 251 and an electrode film layer 261 are formed.
  • the dielectric film layer 251 covers the bottom and side walls of the trench 310 as well as the drain region 240 .
  • the electrode film layer 261 covers the dielectric film layer 251 ;
  • the dielectric film layer 261 is planarized so that it is flush with the dielectric layer 251 ;
  • the dielectric film layer 251 is etched. The remaining portion of dielectric film layer 251 forms the gate dielectric layer 250 .
  • the gate dielectric layer 250 exposes said drain region 240 ;
  • the electrode layer 261 is etched. Some portion of the electrode film layer 261 is removed. The remaining portion of the electrode film layer 261 forms the gate electrode 260 . Therefore the gate dielectric layer 160 and the gate electrode 250 together form the gate 300 of the vertical transistor.
  • the step S 6 is implemented with reference to FIG. 11 .
  • the second dielectric layer 270 is formed. Said dielectric layer 270 overlays the gate electrode 260 . Said dielectric layer 270 is used to isolate the gate electrode 250 from the drain electrode.
  • the fabrication method of a vertical transistor further comprises: forming a drain electrode 280 , the drain electrode 280 overlaying the second dielectric layer 270 , the gate dielectric layer 250 , and the drain region 240 ; removing the patterned semiconductor substrate 100 ; forming a source electrode 290 , the source electrode 290 covering the first dielectric layer 210 and the source region 220 , thereby forming the vertical transistor 200 as shown in FIG. 1 .
  • first dielectric layer 210 and the source region 220 together form the first surface 201 of the vertical transistor; the second dielectric layer 270 , the gate dielectric layer 260 , and the drain region 240 together form the second surface of the vertical transistor; the first surface 201 being prepared on the patterned semiconductor substrate 100 .
  • the first surface 201 is of planar structure. However, those skilled in the art will be able to appreciate that, after the removal of the patterned semiconductor substrate 100 , chemical and mechanical polishing is conducted to form the planar first surface, and thereafter form the source electrodes on the first surface and lead out the source region.
  • the source region 220 , the drift region 230 , and drain region 240 in the vertical transistor of the present invention all have the first doping type and are N-type doped GaN.
  • a depletion region is formed between the gate dielectric layers 250 .
  • the voltage is Vt, the threshold voltage of the vertical transistor, so that the vertical transistor of the present invention can control the switch of transistor through controlling the voltage value on the gate.
  • the threshold voltage of the vertical transistor when the gate electrode 260 is free of voltage Vg or is applied with a voltage Vg less than Vt, the threshold voltage of the vertical transistor, after the application of voltage on the source electrode 290 , carriers are developed in the source region 220 . The carriers pass from the source region 220 through the drift region 230 to the drain region 240 . Carriers will be completely depleted in the region (region of the dotted line in FIG. 13 ) between the gate dielectric layers 250 , so that the vertical transistor is turned off. With reference to FIG. 14 , after the application of a voltage Vg greater than Vt, the threshold voltage to turn on the vertical transistor, the depletion region of carriers (region of the dotted line in FIG. 14 ) is reduced so that carriers may pass through regions between the gate dielectric layers 250 and reach the drain region 240 to turn on the vertical transistor.
  • the vertical transistor of the present invention includes a drift region, a source region, a drain region, and a gate.
  • the drift region, the source region, and the drain region are of the first doping type, so that the vertical transistor is a junction-less transistor, reducing the power consumption of the transistor.

Abstract

A vertical transistor and the fabrication method. The transistor comprises a first surface and a second surface that is opposite to the first surface. A drift region of the first doping type, this drift region is located between the first surface and the second surface; at least one source region of the first doping type and the source region being located between the drift region and the first surface, with a first dielectric layer located between adjacent source regions; at least one drain region with said first doping type and said drain region being located between said drift region and said second surface, a gate being provided between adjacent drain regions. Said gate includes a gate electrode and a gate dielectric layer disposed between said gate electrode and said drift region, and the second dielectric layer being positioned between said gate electrode and said second surface.

Description

  • The present application is a divisional application of the U.S. application Ser. No. 15/003,809 filed on Jan. 22, 2016, which claims the priority to Chinese Patent Applications No. 201510703700.1, filed with the Chinese State Intellectual Property Office on Oct. 26, 2015, which is incorporated herein by reference in its entirety.
    • BACKGROUND
  • As a typical representative of third-generation semiconductor materials, wide-band gap semiconductors, including GaN, possess a plurality of outstanding performances capabilities which silicon (Si) materials lack. GaN is an excellent semiconductor material for high-frequency, high-voltage, high-temperature, and high-power applications, with great prospects for application in civil and military fields. Due to advances in GaN technology, especially the gradual maturity and commercialization of large-diameter silicon-based GaN epitaxial technology, the technology of GaN power semiconductors is expected to be a technical solution of high-performance and low success rate. Thus the GaN power devices have drawn the attention of famous international semiconductor manufacturers and research institutes.
    • SUMMARY
  • The present invention aims to provide a vertical transistor and its fabrication method. The vertical transistor is a GaN junction-less power transistor, reducing the power consumption of the transistor.
  • To solve the above technical problem, the present invention is a vertical transistor, comprising: a first surface and a second surface opposite to said first surface; a drift region of the first doping type and said drift region being located between said first surface and the second surface; at least one source region of said first doping type and the source region being located between said drift region and said first surface, with a first dielectric layer located between adjacent source regions; at least one drain region with said first doping type and said drain region being located between said drift region and said second surface, with a gate provided between adjacent drain regions. Said gate includes a gate electrode and a gate dielectric layer located between said gate electrode and said drift region, a second dielectric layer being positioned between said gate electrode and said second surface.
  • Optionally, it also includes the source electrode on said first surface and the drain electrode on said second surface.
  • Optionally, said first doping type is N-type.
  • Optionally, the drift region is N-type doped GaN, with a thickness of 2-50 μm.
  • Optionally, the source region is the heavily doped N-type GaN and said drain region is heavily doped N-type GaN.
  • Optionally, the gate electrode is one of Ti, TiN, Ta, TaN, W, Al, Cu, Ag, Ni, Au, Cr and polycrystalline silicon.
  • Optionally, the gate dielectric layer is silicon oxide and said silicon oxide is 2-50 nm thick.
  • Optionally, the first dielectric layer is one of silicon oxide, SiON or GaN. Said first dielectric layer is 20-100 nm thick.
  • Optionally, the second dielectric layer is one of silicon oxide, SiON or GaN. Said second dielectric layer is 20-100 nm thick.
  • Accordingly, the present invention also provides a method for preparing a vertical transistor comprising: providing a patterned semiconductor substrate; forming a first dielectric layer on one portion of the patterned semiconductor substrate and forming a source region on the remaining portion of patterned semiconductor substrate, said source region having the first doping type; forming a drift layer and the drain region film layer, the drift layer covering the first dielectric layer and the drain region, said drain region film layer overlaying said drift layer, said drift layer and drain region film layer having the first doping type; etching said drain region film layer and said drift layer to form a trench, the trench exposing the drift layer, the remaining drift layer forming the drift region, the remaining drain region film layer forming a drain region; forming the gate dielectric layer and the gate electrode, the gate dielectric layer overlaying the bottom and side walls of the trench, said gate electrode overlaying the gate dielectric layer and filling some portions of said trench; forming the second dielectric layer, said second dielectric layer overlaying said gate electrode, and filling the remaining portion of the trench.
  • Optionally, the steps to form said gate dielectric layer and gate electrode comprise: forming a dielectric layer and an electrode film layer, the dielectric layer covering the bottom and side walls of the trench and the drain region, said electrode film layer overlaying said dielectric film layer; planarizing the electrode film layer, the electrode layer is set flush with the dielectric film layer; etching said dielectric film layer to form a gate dielectric layer, said gate dielectric layer exposing said drain region; removing some portions of the electrode film layer to form the gate electrode.
  • Optionally, they further comprise forming a drain electrode, the drain electrode overlaying the second dielectric layer, said gate dielectric layer and said drain region; removing the patterned semiconductor substrate; forming a source electrode, said source electrode overlaying the first dielectric layer and the source region.
  • Optionally, the surface of the patterned semiconductor substrate is provided with a hemispherical or polygonal pattern.
  • The present invention provides a vertical transistor comprising a source region, a drift region, a drain region and a gate electrode, wherein the source region, the drain region and the drift region have the first doping type, so that the transistor is a junction-less transistor, thereby reducing power consumption of the transistor. Moreover, the voltage applied to the gate is used to control the passage of carriers in the drift region into the depletion region between gates, so as control the switch of transistor.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a schematic diagram of cross-sectional structural view of the vertical transistor in an embodiment of present invention;
  • FIG. 2 illustrates a flowchart of the method to prepare a vertical transistor in an embodiment of present invention;
  • FIG. 3 illustrates a schematic diagram of the cross-sectional structural view of the patterned semiconductor substrate in an embodiment of present invention;
  • FIG. 4 illustrates a schematic diagram of the cross-sectional structural view of the first dielectric layer and the source region in an embodiment of present invention;
  • FIG. 5 illustrates a schematic structural diagram of forming the drift layer and the drain region film layer in an embodiment of present invention;
  • FIG. 6 illustrates a schematic and structural diagram of the trench in an embodiment of present invention;
  • FIG. 7 illustrates a schematic and structural diagram of forming the film dielectric film layer and the electrode film layer in an embodiment of present invention;
  • FIG. 8 illustrates a schematic and structural diagram of planarizing the electrode film layer in an embodiment of present invention;
  • FIG. 9 illustrates a schematic and structural diagram of forming the gate dielectric layer in an embodiment of present invention;
  • FIG. 10 illustrates a schematic and structural diagram of forming the gate electrode in an embodiment of present invention;
  • FIG. 11 illustrates a schematic and structural diagram of forming the second dielectric layer in an embodiment of present invention;
  • FIG. 12 illustrates a schematic and structural diagram of forming the drain electrode in an embodiment of present invention;
  • FIG. 13 illustrates a schematic and structural diagram of turning off the vertical transistor in an embodiment of present invention;
  • FIG. 14 illustrates a schematic and structural diagram of turning on the vertical transistor in an embodiment of present invention.
    •  DETAILED DESCRIPTION
  • The vertical transistor and its fabrication method are described in more detail in conjunction with schematic views as follows. Wherein the preferred embodiment of the present invention is illustrated, it should be understood that those skilled in the art may modify the invention and may still realize the advantageous effects of the invention. Thus, the following description should be understood to be widely known by the skills in the art and should not be regarded as a limitation of the present invention.
  • The core idea of the present invention is to provide a vertical transistor, comprising: a first surface and a second surface opposite to the first surface; a drift region with the first doping type, said drift region is located between said first surface and the second surface; at least one source region with said first doping type and the source region is located between said drift region and said first surface, with the first dielectric layer located between adjacent source regions; at least one drain region with said first doping type and said drain region is located between said drift region and said second surface, with a gate provided between adjacent drain regions. Said gate includes a gate electrode and a gate dielectric layer located between said gate electrode and said drift region, the second dielectric layer is positioned between said gate electrode and said second surface. In the present invention, the source region, drain region and drift region all have the first doping type so that the transistor is the junction-less power transistor, thereby reducing the power consumption of the transistor.
  • The vertical transistor and its fabrication method in the present invention are described with reference to the drawings below.
  • Referring to FIG. 1, FIG. 1 illustrates the cross-sectional and schematic diagram of a vertical transistor 200 which comprises: a first surface 201 and a second surface 202, opposite to the first surface 201; a drift region 230, located between said first surface 201 and second surface 202, the drift region 230 being first N-type doping type. For example, the drift region 230 being N-type doped GaN. The thickness of the drift region 230 is 2 μm-50 μm; at least one source region 220 being located between the drift region 230 and the first surface 201, the source region 220 being first doping type, and the source region 220 being heavily doped N-type GaN. The thickness of the source region 220 is 10-50 nm. The first dielectric layer 210 is disposed between the adjacent source regions 220. The first dielectric layer 210 is employed to isolate the source region 220. The first dielectric layer 210 is one of silicon oxide, SiON, or GaN. The thickness of first dielectric layer 210 is 20-100 nm; at least one drain region 240 is located between the drift region 230 and the second surface 202, the drain region 240 being said first doping type. The drain region 240 is heavily doped N-type GaN. The thickness of the drain region 240 is 10-50 nm. A gate 300 is disposed between adjacent drain regions 240. The gate 300 includes a gate electrode 260 and a gate dielectric layer 250 located between the gate electrode 260 and said drift region 230, the gate dielectric layer 250 being silicon oxide and 2-50 nm thick, said gate dielectric layer 260 is one of Ti, TiN, Ta, TaN, W, Al, Cu, Ag, Ni, Au, Cr, or polycrystalline silicon. In addition, a second dielectric layer 270 is disposed between the gate electrode 260 and the second surface 202. The second dielectric layer 270 is employed to realize the electrical insulation between the gate electrode 260 and the drain electrode, said second dielectric layer 270 being of silicon oxide, SiON, or GaN. The thickness of the second dielectric layer 270 is 20-100 nm.
  • In addition, the vertical transistor further comprises a source electrode 290 on the first surface 201 and a drain electrode 280 on the second surface 202. The source electrode 290 is of Ti, Ni, Al, or Au. The thickness of the source electrode 290 is 50-200 nm. The drain electrode 280 is of Ti, Ni, Al, or Au. The thickness of the drain electrode 280 is 50-200 nm.
  • Accordingly, the present invention also provides a method for preparing a vertical transistor. FIG. 2 is a flow chart for preparing the vertical transistor. FIG. 3 to FIG. 12 illustrate the schematic and structural view of all steps. The fabrication process comprises following steps:
  • Step S1 is implemented with reference to FIG. 3. A patterned semiconductor substrate 100 is provided. The surface of the patterned semiconductor substrate 100 has a hemispherical or polygonal pattern. In the present embodiment, the pattern array is formed on the semiconductor substrate with planar surfaces. For example, an array of polystyrene beads is attached using a patterned array as a mask to etch the semiconductor substrate and form the patterned semiconductor substrate. In the present embodiment, the semiconductor substrate 100 may be a silicon substrate, a germanium substrate, or an SiGe substrate. A silicon substrate is preferred. It is appreciated that, due to the lattice mismatch between the IV materials and III-V compounds, the formation of III-Vcompounds on the patterned semiconductor substrate will lead to defects. However, the pattern formed on the surface of semiconductor substrate may reduce the defect caused by lattice mismatch.
  • Step S2 is implemented with reference to FIG. 4. A first dielectric layer 210 is formed on some portion of the patterned semiconductor substrate 100 and a source region 220 is formed on the remaining portion of the patterned semiconductor substrate 100. In the present embodiment, the source region 220 has the first doping type, e.g., the source region 220 is heavily doped N-type GaN. The first dielectric layer 210 is silicon oxide, SiON, or GaN. The first dielectric layer 210 is used to isolate the source region 220.
  • Step S3 is implemented with reference to FIG. 5. A drift layer 231 and a drain region film layer 241 are formed. The drift layer 231 overlays the first dielectric layer 210 and the source region 220. Said drain region film layer 241 overlays the drift layer 231. In this embodiment, the drift layer 231 has the first doping type and is heavily doped N-type GaN. The thickness of the drift layer 231 is 2 μm-50 μm. The drain region film layer 241 has the first doping type and is heavily doped N-type GaN.
  • Step S4 is implemented with reference to FIG. 6. The drain region film layer 241 is etched and the drift layer 231 forms a trench 310. The trench 310 exposes the drift layer 241. The remaining portion of the drift layer 231 forms the drift region 230. The remaining portion of the drain region film layer 241 forms the drain region 240.
  • Step S5 is implemented with reference to FIG. 7 to FIG. 10. A gate dielectric layer 250 and a gate electrode 260 are formed. The gate dielectric layer 250 covers the bottom and side walls of the trench 310. The gate dielectric layer 260 overlays the gate dielectric layer 250 and fills partially the trench 310. In this embodiment, steps to form the gate dielectric layer 250 and the gate electrode 260 specifically comprise:
  • With reference to FIG. 7, a dielectric film layer 251 and an electrode film layer 261 are formed. The dielectric film layer 251 covers the bottom and side walls of the trench 310 as well as the drain region 240. The electrode film layer 261 covers the dielectric film layer 251;
  • With reference to FIG. 8, the dielectric film layer 261 is planarized so that it is flush with the dielectric layer 251;
  • With reference to FIG. 9, the dielectric film layer 251 is etched. The remaining portion of dielectric film layer 251 forms the gate dielectric layer 250. The gate dielectric layer 250 exposes said drain region 240;
  • With reference to FIG. 10, the electrode layer 261 is etched. Some portion of the electrode film layer 261 is removed. The remaining portion of the electrode film layer 261 forms the gate electrode 260. Therefore the gate dielectric layer 160 and the gate electrode 250 together form the gate 300 of the vertical transistor.
  • The step S6 is implemented with reference to FIG. 11. The second dielectric layer 270 is formed. Said dielectric layer 270 overlays the gate electrode 260. Said dielectric layer 270 is used to isolate the gate electrode 250 from the drain electrode.
  • With reference to FIG. 12, the fabrication method of a vertical transistor further comprises: forming a drain electrode 280, the drain electrode 280 overlaying the second dielectric layer 270, the gate dielectric layer 250, and the drain region 240; removing the patterned semiconductor substrate 100; forming a source electrode 290, the source electrode 290 covering the first dielectric layer 210 and the source region 220, thereby forming the vertical transistor 200 as shown in FIG. 1. Wherein the first dielectric layer 210 and the source region 220 together form the first surface 201 of the vertical transistor; the second dielectric layer 270, the gate dielectric layer 260, and the drain region 240 together form the second surface of the vertical transistor; the first surface 201 being prepared on the patterned semiconductor substrate 100. The first surface 201 is of planar structure. However, those skilled in the art will be able to appreciate that, after the removal of the patterned semiconductor substrate 100, chemical and mechanical polishing is conducted to form the planar first surface, and thereafter form the source electrodes on the first surface and lead out the source region.
  • The source region 220, the drift region 230, and drain region 240 in the vertical transistor of the present invention all have the first doping type and are N-type doped GaN. As a junction-less power transistor, it can be used to reduce power consumption. Furthermore, due to the contact of metal-oxide-semiconductor formed between the gate electrode 260 and the drift region 230 as well as the work function difference between GaN and the metal, a depletion region is formed between the gate dielectric layers 250. When the depletion region runs through the region between the gate dielectric layers 250, carriers fail to pass through them. However the application of a voltage on the gate enables carriers to pass through regions between the gate dielectric layers 250. The voltage is Vt, the threshold voltage of the vertical transistor, so that the vertical transistor of the present invention can control the switch of transistor through controlling the voltage value on the gate.
  • When reference to FIG. 13, when the gate electrode 260 is free of voltage Vg or is applied with a voltage Vg less than Vt, the threshold voltage of the vertical transistor, after the application of voltage on the source electrode 290, carriers are developed in the source region 220. The carriers pass from the source region 220 through the drift region 230 to the drain region 240. Carriers will be completely depleted in the region (region of the dotted line in FIG. 13) between the gate dielectric layers 250, so that the vertical transistor is turned off. With reference to FIG. 14, after the application of a voltage Vg greater than Vt, the threshold voltage to turn on the vertical transistor, the depletion region of carriers (region of the dotted line in FIG. 14) is reduced so that carriers may pass through regions between the gate dielectric layers 250 and reach the drain region 240 to turn on the vertical transistor.
  • In summary, the vertical transistor of the present invention includes a drift region, a source region, a drain region, and a gate. The drift region, the source region, and the drain region are of the first doping type, so that the vertical transistor is a junction-less transistor, reducing the power consumption of the transistor.
  • Obviously, those skilled in the art may make various modifications and variations of the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall in the claims of the invention and within the scope of equivalents technology, the present invention is also intended to encompass such changes and variations.

Claims (20)

What is claimed is:
1. A vertical transistor comprising:
a first surface and a second surface positioned opposite to the first surface;
a drift region with a first doping type, the drift region being located between the first surface and the second surface;
at least one source region with the first doping type and the source region located between the drift region and the first surface, the first dielectric layer being located between adjacent source regions;
at least one drain region with the first doping type and the drain region being located between said drift region and said second surface;
and a gate being provided between adjacent drain regions; the gate including a gate electrode and a gate dielectric layer located between the gate electrode and the drift region, and the second dielectric layer being positioned between the gate electrode and the second surface.
2. The vertical transistor of claim 1 further comprising a source electrode located on said first surface and the drain electrode on the second surface.
3. The vertical transistor of claim 1, wherein the the first doping type is N-type.
4. The vertical transistor of claim 3, wherein the drift region is N-type doped GaN, with a thickness of 2-50 μm.
5. The vertical transistor of claim 3, wherein the source region is heavily doped N-type GaN and the drain region is with heavily doped N-type GaN.
6. The vertical transistor of claim 1, wherein the gate electrode is selected from one of Ti, TiN, Ta, TaN, W, Al, Cu, Ag, Ni, Au, Cr, and polycrystalline silicon.
7. The vertical transistor of claim 1, wherein the gate dielectric layer comprises silicon oxide and the thickness of the gate dielectric layer is about 2-50 nm.
8. The vertical transistor of claim 1, wherein the dielectric layer comprises silicon oxide, SiON, or GaN, and the thickness of the first dielectric layer is about 20-100 nm.
9. The vertical transistor of claim 1, wherein the second dielectric layer comprises silicon oxide, SiON, or GaN, and the thickness of the first dielectric layer is about 20-100nm.
10. A system comprising:
an integrated circuit having:
a vertical transistor comprising:
a first surface and a second surface positioned opposite to the first surface,
a drift region with a first doping type, the drift region being located between the first surface and the second surface,
at least one source region with the first doping type and the source region located between the drift region and the first surface, the first dielectric layer being located between adjacent source regions,
at least one drain region with the first doping type and the drain region being located between said drift region and said second surface, and
a gate being provided between adjacent drain regions; the gate including a gate electrode and a gate dielectric layer located between the gate electrode and the drift region, and the second dielectric layer being positioned between the gate electrode and the second surface.
12. The system of claim 10, further comprising a source electrode located on said first surface and the drain electrode on the second surface.
13. The system of claim 10, wherein the first doping type is N-type.
14. The system of claim 13, wherein the drift region is N-type doped GaN, with a thickness of 2-50 μm.
15. The system of claim 13, wherein the source region is heavily doped N-type GaN and the drain region is with heavily doped N-type GaN.
16. The system of claim 10, wherein the gate electrode is selected from one of Ti, TiN, Ta, TaN, W, Al, Cu, Ag, Ni, Au, Cr, and polycrystalline silicon.
17. The system of claim 10, wherein the gate dielectric layer comprises silicon oxide and the thickness of the gate dielectric layer is about 2-50 nm.
18. The system of claim 10, wherein the dielectric layer comprises silicon oxide, SiON, or GaN, and the thickness of the first dielectric layer is about 20-100 nm.
19. The vertical transistor of claim 1 wherein the second dielectric layer comprises silicon oxide, SiON, or GaN, and the thickness of the first dielectric layer is about 20-100 nm.
19. The system of claim 10, wherein the second dielectric layer comprises silicon oxide, SiON, or GaN, and the thickness of the first dielectric layer is about 20-100 nm.
20. A method for implementing a vertical transistor, the method comprising:
providing a first surface and a second surface;
positioning the second surface opposite to the first surface;
providing a drift region with a first doping type;
positioning the drift region between the first surface and the second surface,
wherein at least one source region with the first doping type and the source region located between the drift region and the first surface, the first dielectric layer being located between adjacent source regions, and
at least one drain region with the first doping type and the drain region being located between said drift region and said second surface; and
positioning a gate being between adjacent drain regions, wherein the gate includes a gate electrode and a gate dielectric layer located between the gate electrode and the drift region, and the second dielectric layer being positioned between the gate electrode and the second surface.
US15/491,985 2015-10-26 2017-04-20 Vertical transistor and the fabrication method Abandoned US20170222049A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/491,985 US20170222049A1 (en) 2015-10-26 2017-04-20 Vertical transistor and the fabrication method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201510703700.1A CN106611790B (en) 2015-10-26 2015-10-26 Vertical transistor and preparation method thereof
CN201510703700.1 2015-10-26
US15/003,809 US9647107B1 (en) 2015-10-26 2016-01-22 Fabrication method for forming vertical transistor on hemispherical or polygonal patterned semiconductor substrate
US15/491,985 US20170222049A1 (en) 2015-10-26 2017-04-20 Vertical transistor and the fabrication method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/003,809 Division US9647107B1 (en) 2015-10-26 2016-01-22 Fabrication method for forming vertical transistor on hemispherical or polygonal patterned semiconductor substrate

Publications (1)

Publication Number Publication Date
US20170222049A1 true US20170222049A1 (en) 2017-08-03

Family

ID=58562032

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/003,809 Active US9647107B1 (en) 2015-10-26 2016-01-22 Fabrication method for forming vertical transistor on hemispherical or polygonal patterned semiconductor substrate
US15/491,985 Abandoned US20170222049A1 (en) 2015-10-26 2017-04-20 Vertical transistor and the fabrication method

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US15/003,809 Active US9647107B1 (en) 2015-10-26 2016-01-22 Fabrication method for forming vertical transistor on hemispherical or polygonal patterned semiconductor substrate

Country Status (3)

Country Link
US (2) US9647107B1 (en)
CN (1) CN106611790B (en)
TW (1) TWI599038B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112997317A (en) * 2018-10-09 2021-06-18 美光科技公司 Devices including vertical transistors and related methods

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110079823A1 (en) * 2009-10-04 2011-04-07 Nanya Technology Corporation Vertical transistor and array of vertical transistor
US20160308043A1 (en) * 2015-04-16 2016-10-20 Semiconductor Manufacturing International (Shanghai) Corporation Transistor and fabrication method thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101295636A (en) * 2007-04-25 2008-10-29 中国科学院半导体研究所 Production method of pattern underlay for epitaxial growth of high-crystal quality nitride
CN101330002A (en) * 2007-06-20 2008-12-24 中国科学院半导体研究所 Method for preparing graphical sapphire substrate for nitrifier epitaxial growth
KR20130103942A (en) * 2012-03-12 2013-09-25 에스케이하이닉스 주식회사 Semiconductor device having junctionless vertical gate transistor and method for manufacturing the same
JP5964091B2 (en) * 2012-03-12 2016-08-03 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
CN105448979B (en) * 2014-06-12 2018-07-10 中芯国际集成电路制造(上海)有限公司 Horizontal dual pervasion field effect pipe and forming method thereof
US9659775B2 (en) * 2015-02-25 2017-05-23 Fuji Electric Co., Ltd. Method for doping impurities, method for manufacturing semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110079823A1 (en) * 2009-10-04 2011-04-07 Nanya Technology Corporation Vertical transistor and array of vertical transistor
US20160308043A1 (en) * 2015-04-16 2016-10-20 Semiconductor Manufacturing International (Shanghai) Corporation Transistor and fabrication method thereof

Also Published As

Publication number Publication date
CN106611790A (en) 2017-05-03
US20170117407A1 (en) 2017-04-27
TWI599038B (en) 2017-09-11
TW201715725A (en) 2017-05-01
CN106611790B (en) 2020-07-17
US9647107B1 (en) 2017-05-09

Similar Documents

Publication Publication Date Title
US11380590B2 (en) Mechanisms for forming FinFET device
US20220352033A1 (en) Structure and formation method of fin-like field effect transistor
US10923598B2 (en) Gate-all-around structure and methods of forming the same
KR101537849B1 (en) A vertical tunneling field-effect transistor cell and fabricating the same
US10263111B2 (en) FinFET and method for manufacturing the same
US9076813B1 (en) Gate-all-around metal-oxide-semiconductor transistors with gate oxides
US8877604B2 (en) Device structure with increased contact area and reduced gate capacitance
TWI696242B (en) Method for forming a thin semiconductor-on-insulator (soi) substrate
KR20140093571A (en) A vertical tunneling field-effect transistor cell and fabricating the same
TW201820631A (en) Semiconductor device
US9614042B2 (en) Heterojunction tunnel field effect transistor fabrication using limited lithography steps
US8927406B2 (en) Dual damascene metal gate
TW201806158A (en) FinFET device on silicon on insulator and method of forming the same
CN109326650A (en) Semiconductor devices and its manufacturing method and electronic equipment including the device
US9960085B2 (en) Multiple patterning techniques for metal gate
US20170222049A1 (en) Vertical transistor and the fabrication method
CN100449785C (en) Semiconductor device and method for manufacturing the same
US10008495B2 (en) Method for forming FinFET device
CN108074974B (en) Method for forming semiconductor device
US11205714B2 (en) Dummy structure at fin cut
KR102546903B1 (en) Semiconductor device and method
US10056378B2 (en) Silicon nitride fill for PC gap regions to increase cell density
JP2008211042A (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ZING SEMICONDUCTOR CORPORATION, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XIAO, DEYUAN;CHANG, RICHARD;REEL/FRAME:042071/0491

Effective date: 20160106

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION