US20170194407A1 - Array substrate, display panel and display apparatus having the same, and fabricating method thereof - Google Patents
Array substrate, display panel and display apparatus having the same, and fabricating method thereof Download PDFInfo
- Publication number
- US20170194407A1 US20170194407A1 US15/302,934 US201615302934A US2017194407A1 US 20170194407 A1 US20170194407 A1 US 20170194407A1 US 201615302934 A US201615302934 A US 201615302934A US 2017194407 A1 US2017194407 A1 US 2017194407A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- thin film
- film transistor
- reset
- signal line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 118
- 238000000034 method Methods 0.000 title claims description 36
- 239000002184 metal Substances 0.000 claims abstract description 155
- 239000004065 semiconductor Substances 0.000 claims abstract description 128
- 239000010409 thin film Substances 0.000 claims abstract description 106
- 239000003990 capacitor Substances 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 15
- 238000000059 patterning Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 6
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H01L27/3262—
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- H01L27/3276—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/061—Details of flat display driving waveforms for resetting or blanking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
Definitions
- the present invention relates to display technology, more particularly, to an array substrate, a display panel and a display apparatus having the same, and a fabricating method thereof.
- the organic light emitting diode (MED) display devices are self-emitting apparatuses that do not require a backlight. Having the advantages of fast response, low power consumption, a wider viewing angle, high brightness, more vivid color rendering, thinner and lighter, they have found a wide range of applications in display field.
- Light emission in an ( )ED device are driven by current.
- a stable current at each pixel unit is essential.
- the shift of threshold voltage in turn results in variation of the current applied to each pixel, leading to non-uniform display of OLED.
- the present invention provides an array substrate comprising a base substrate; and a plurality of rows of pixel units and a plurality of rows of reset signal lines on the base substrate, every two adjacent rows of pixel units share one reset signal line. Every two adjacent rows of pixel units and a reset signal line between the two adjacent rows of pixel units constitute a pixel unit group, each pixel unit group comprises a plurality of columns of pixel units.
- Each pixel unit comprises a reset thin film transistor
- each reset thin film transistor comprises a conductive semiconductor layer on the base substrate, a first insulating layer on a side of the conductive semiconductor layer distal to the base substrate, a gate electrode on a side of the first insulating layer distal to the conductive semiconductor layer, a second insulating layer on a side of the gate electrode distal to the first insulating layer, a source/drain/metal electrode layer on a side of the second insulating layer distal to the gate electrode, and a source via, a drain via, and a metal electrode via;
- the conductive semiconductor layer comprises a first semiconductor electrode and a second semiconductor electrode
- the source/drain/metal electrode layer comprises a source electrode, a drain electrode, and a metal electrode.
- the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the substrate, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode.
- the metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode, the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias.
- the source electrode is electrically connected to the first semiconductor electrode through the source via.
- two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via, and share a same second semiconductor electrode; the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group.
- the metal electrode via is a step via, at least a portion of which having a trapezoidal shape.
- a projection of the metal electrode via in plan view of the base substrate is within a projection of the reset signal line.
- the array substrate further comprises two reset scanning lines between the two adjacent rows of pixel units within the same pixel unit group; the reset signal line is between the two reset scanning lines.
- the array substrate further comprises two gate lines between the two adjacent rows of pixel units within the same pixel unit group; the two reset scanning lines are between the two gate lines.
- the two reset scanning lines and the two gate lines are in a same layer as the gate electrode.
- the array substrate further comprises a plurality of data lines and a plurality of power signal lines; each date line and each power signal line are between two adjacent columns of pixel units.
- each pixel unit further comprises a light emitting unit, a second thin film transistor, a third thin film transistor, and a capacitor.
- the gate electrode is electrically connected to an adjacent reset scanning line;
- the source electrode of the reset thin film transistor is electrically connected to a source electrode of the second thin film transistor,
- a gate electrode of the third thin film transistor is electrically connected to a first terminal of the capacitor,
- the gate electrode of the second thin film transistor is electrically connected to an adjacent gate line,
- a drain electrode of a second thin film transistor is electrically connected to a data line,
- a drain electrode of a third thin film transistor and a second terminal of the capacitor are electrically connected to a power signal line, and
- a source electrode of the third thin film transistor is electrically connected to the light emitting unit.
- the present invention provides a method of fabricating an array substrate comprising forming a plurality of rows of pixel units and a plurality of rows of reset signal lines on a base substrate, every two adjacent rows of pixel units share one reset signal line. Every two adjacent rows of pixel units and a reset signal line between the two adjacent rows of pixel units constitute a pixel unit group, each pixel unit group comprises a plurality of columns of pixel units.
- the step of forming the plurality of rows of pixel units and the plurality of rows of reset signal lines comprises forming a rest thin film transistor within each pixel unit.
- the step of forming the reset thin film transistor comprises forming a conductive semiconductor layer having a first semiconductor electrode and a second semiconductor electrode on the base substrate; forming a first gate insulating layer on a side of the conductive semiconductor layer distal to the base substrate; forming a gate metal layer having a reset signal line and a gate electrode of a first thin film transistor on a side of the first gate insulating layer distal to the conductive semiconductor layer; forming a second gate insulating layer on a side of the gate metal layer distal to the first gate insulating layer; forming a source via, a drain via, and a metal electrode via in a single patterning process; and forming a source/drain metal layer having a metal electrode, and a source electrode and a drain electrode of the first thin film transistor on a side of the second gate insulating layer distal to the gate metal layer.
- the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the base substrate, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode.
- the metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode, the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias.
- the source electrode is electrically connected to the first semiconductor electrode through the source via.
- two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via, and share a same second semiconductor electrode; the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group.
- the metal electrode via is a step via, at least a portion of which having a trapezoidal shape.
- a projection of the metal electrode via in plan view of the base substrate is within a projection of the reset signal line.
- the method further comprises forming two reset scanning lines between the two adjacent rows of pixel units within the same pixel unit group; wherein the reset signal line is formed between, the two reset scanning lines.
- the method further comprises forming two gate lines between the two adjacent rows of pixel units within the same pixel unit group; wherein the two reset scanning lines are formed between the two gate lines.
- the two reset scanning lines and the two gate lines are formed in a single process and in a same layer as the gate electrode.
- the method further comprises forming a plurality of data lines and a plurality of power signal lines; each date line and each power signal line are formed between two adjacent columns of pixel units.
- the method further comprises forming a light emitting unit, a second thin film transistor, a third thin film transistor, and a capacitor in each pixel unit.
- the gate electrode is electrically connected to an adjacent reset scanning line;
- the source electrode of the reset thin film transistor is electrically connected to a source electrode of the second thin film transistor,
- a gate electrode of the third thin film transistor is electrically connected to a first terminal of the capacitor,
- the gate electrode of the second thin film transistor is electrically connected to an adjacent gate line,
- a drain electrode of a second thin film transistor is electrically connected to a data line,
- a drain electrode of a third thin film transistor and a second terminal of the capacitor are electrically connected to a power signal line, and
- a source electrode of the third thin film transistor is electrically connected to the light emitting unit.
- the present invention also provides a display panel comprising the array substrate described herein or manufactured by a method described herein.
- the present invention further provides a display apparatus comprising the display panel described herein.
- FIG. 1 is a diagram illustrating the arrangement of pixel units in an array substrate in some embodiments.
- FIG. 2 is a diagram illustrating the structure of two first thin film transistors in two neighboring pixel units in a same column within a same pixel unit group in an array substrate in some embodiments.
- FIG. 3 is a cross-section view of the structure of a metal electrode via having a metal electrode formed therein in an array substrate in some embodiments.
- FIG. 4 is a cross-section view of the structure of a metal electrode via in an array substrate in some embodiments
- FIG. 5 is diagram illustrating the arrangement of pixel units within a pixel unit group 100 of an array substrate in some embodiments.
- FIG. 6 is a flow chart illustrating a method of fabricating an array substrate in some embodiments.
- an OLED device includes a reset unit to compensate the shift of the threshold voltage of the driving transistor.
- the reset unit includes a rest thin film transistor and a reset signal line. The addition of the reset unit decreases the aperture ratio of the array substrate, making high-resolution display in an OLED device even more difficult.
- the present disclosure provides an array substrate having superior properties that enables higher-resolution display in OLED, and a greatly simplified fabricating method for making the array substrate.
- the array substrate includes a reset unit.
- two adjacent rest units share one single reset signal line.
- the reset signal line, the gate electrode, and the source/drain electrode of the rest unit can be all connected through a single via.
- all vias of the present array substrate can be fabricated in a single process.
- the present array substrate and fabricating method overcome the disadvantages of the conventional array substrate and fabricating method. As a result, a significantly reduced aperture ratio of the array substrate can be achieved.
- the array substrate includes a bases substrate, a plurality of rows of pixel units, and a plurality of rows of reset signal lines on the base substrate.
- every two adjacent rows of pixel units share one reset signal line.
- the number of rows of pixel units in the array substrate is twice that of the number of rows of reset signal lines.
- every two adjacent rows of pixel units and a reset signal line between the two adjacent rows of pixel units constitute a pixel unit group.
- the array substrate include a row of reset signal line only between two adjacent rows of pixel units within a same pixel unit group, but not between two adjacent pixel unit groups (i.e., not between two adjacent rows of pixel units that belong to different pixel unit groups).
- Each pixel unit group includes a plurality of columns of pixel units.
- each column of pixel unit of a pixel unit group includes two pixel units.
- each pixel unit includes a reset thin film transistor.
- each reset thin film transistor includes a conductive semiconductor layer on the base substrate, a first insulating layer on a side of the conductive semiconductor layer distal to the base substrate, a gate electrode on a side of the first insulating layer distal to the conductive semiconductor layer, a second insulating layer on a side of the gate electrode distal to the first insulating layer, a source/drain/metal electrode layer on a side of the second insulating layer distal to the gate electrode, and a source via, a drain via, and a metal electrode via.
- the conductive semiconductor layer includes a first semiconductor electrode and a second semiconductor electrode
- the source/drain/metal electrode layer comprises a source electrode, a drain electrode, and a metal electrode.
- the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the substrate, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode.
- the metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode
- the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias.
- the source electrode is electrically connected to the first semiconductor electrode through the source via.
- two adjacent pixels in a same column of a same pixel unit group share a same second semiconductor electrode.
- two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group i.e., from two adjacent rows of pixel units within a same pixel unit group
- Two active layers of two reset thin film transistors in a same column of a same pixel unit group i.e., from two adjacent rows of pixel units within a same pixel unit group
- the two active layers of two reset thin film transistors in a same column of a same pixel unit group are connected to the two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group through a same second semiconductor electrode.
- the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via.
- the same metal electrode is connected to the same second semiconductor electrode shared by two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- the present disclosure provides a method of fabricating an array substrate.
- the method includes forming a plurality of rows of pixel units and a plurality of rows of reset signal lines on a base substrate.
- every two adjacent rows of pixel units are so formed that they share one reset signal line.
- the number of rows of pixel units formed in the array substrate is twice that of the number of rows of reset signal lines.
- the method includes forming a plurality of pixel unit groups, each of which is constituted by every two adjacent rows of pixel units and a reset signal line formed between the two adjacent rows of pixel units.
- the method includes forming one row of reset signal line only between two adjacent rows of pixel units within a same pixel unit group, but not between two adjacent pixel unit groups (i.e., not between two adjacent rows of pixel units that belong to different pixel unit groups).
- Each pixel unit group includes a plurality of columns of pixel units.
- each column of pixel unit of a pixel unit group includes two pixel units.
- the step of forming the plurality of rows of pixel units and the plurality of rows of reset signal lines includes forming a rest thin film transistor within each pixel unit.
- the step of forming the reset thin film transistor includes forming a conductive semiconductor layer having a first semiconductor electrode and a second semiconductor electrode on the base substrate; forming a first gate insulating layer on a side of the conductive semiconductor layer distal to the base substrate; forming a gate metal layer having a reset signal line and a gate electrode of a first thin film transistor on a side of the first gate insulating layer distal to the conductive semiconductor layer; forming a second gate insulating layer on a side of the gate metal layer distal to the first gate insulating layer; forming a source via, a drain via, and a metal electrode via in a single patterning process; and forming a source/drain metal layer having a metal electrode, and a source electrode and a drain electrode of the first thin film transistor on a side of the second gate insul
- the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the base substrate.
- the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode.
- the metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode.
- the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias.
- the source electrode is electrically connected to the first semiconductor electrode through the source via.
- two adjacent pixels in a same column of a same pixel unit group share a same second semiconductor electrode.
- two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group i.e., from two adjacent rows of pixel units within a same pixel unit group
- Two active layers of two reset thin film transistors in a same column of a same pixel unit group i.e., from two adjacent rows of pixel units within a same pixel unit group
- the two active layers of two reset thin film transistors in a same column of a same pixel unit group are connected to the two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group through a same second semiconductor electrode.
- the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via.
- the same metal electrode is connected to the same second semiconductor electrode shared by two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- FIG. 1 is a diagram illustrating the arrangement of pixel units in an array substrate in some embodiments.
- the array substrate includes a base substrate I and a plurality of pixel units on the base substrate 1 .
- the plurality of pixel units 10 include a plurality of rows of pixel units and a plurality of columns of pixel units intersecting each other. Therefore, each pixel unit 10 is adjacent to at least one (e.g., two) neighboring pixel unit 10 in a same row, and is adjacent to at least one (e.g., two) neighboring pixel unit 10 in a same column.
- the plurality of pixel units 10 may be grouped into a plurality of pixel unit groups. For example, FIG.
- Each pixel unit group includes two adjacent rows of pixel units.
- Each row of pixel units includes a plurality of pixel units arranged repeatedly in sequence along a first direction.
- Each pixel unit includes three or more sub-pixels, e.g., a first sub-pixel, a second sub-pixel, and a third sub-pixel.
- Each pixel unit group further includes a reset signal line 12 between the two adjacent rows of pixel units within each pixel unit group.
- each pixel unit group further includes two reset scanning lines 13 between the two adjacent rows of pixel units.
- Each pixel unit 10 includes a first thin film transistor 11 (e.g., a reset transistor),
- FIG. 2 is a diagram illustrating the structure of two first thin film transistors in two neighboring pixel units in a same column within a same pixel unit group in an array substrate in some embodiments.
- the two neighboring pixel units in FIG. 2 belong to two neighboring rows within a same pixel unit group along a same column direction.
- the first thin film transistor e.g., a reset transistor
- the first thin film transistor includes a conductive semiconductor layer ( 21 and 22 in FIG.
- an active layer 3 on a side of the conductive semiconductor layer distal to the base substrate 1 , a first insulating layer 4 on a side of the active layer 3 distal to the conductive semiconductor layer, a gate electrode 51 on a side of the first insulating layer 4 distal to the active layer 3 , a second insulating layer 6 on a side of the gate electrode 51 distal to the first insulating layer 4 , and a source/drain electrode layer on a side of the second insulating layer 6 distal to the gate electrode 51 .
- the conductive semiconductor layer in the embodiment includes a first semiconductor electrode 21 and a second semiconductor electrode 22 .
- the source/drain electrode layer in the embodiment includes a source electrode 71 and a drain electrode 72 of the first thin film transistor 11 .
- the first semiconductor electrode 21 and the second semiconductor electrode 22 are electrically connected to the source electrode 71 and the drain electrode 72 of the first thin film transistor II, respectively, through a source via and a drain via.
- FIG. 3 is a cross-section view of the structure of a metal electrode via having a metal electrode formed therein in an array substrate in some embodiments.
- FIG. 4 is a cross-section view of the structure of a metal electrode via (prior to the formation of the metal electrode) in an array substrate in some embodiments.
- the array substrate in the embodiment further includes a metal electrode via 8 above a region where the reset signal line 12 overlaps with the second semiconductor electrode 22 .
- the drain electrode 72 is electrically connected to the reset signal line 12 within the metal electrode via 8 .
- the metal electrode via 8 is a step via, at least a portion of which having a trapezoidal shape.
- the source/drain electrode layer further includes a metal electrode 73 extending throughout the metal electrode via 8 . As shown in FIG. 3 , the metal electrode 73 is in contact with a first portion of the metal electrode via 8 that exposes part of the reset signal line 12 , and a second portion of the metal electrode via 8 that exposes part of the second semiconductor electrode 22 .
- the present array substrate includes a reset signal line 12 shared by two adjacent rows of pixel units that belongs to a same pixel unit group.
- the reset signal line 12 is connected to the first thin film transistor 11 (e.g., a reset transistor) through a metal electrode via 8 (e.g., a step via, at least a portion of which having a trapezoidal shape).
- a portion of the metal electrode via 8 exposes part of the reset signal line 12
- another portion of the metal electrode via 8 exposes part of the second semiconductor electrode 22 .
- the present array substrate further includes a metal electrode 73 extending throughout the metal electrode via 8 .
- the metal electrode 73 is in contact with a first portion of the metal electrode via 8 that exposes part of the reset signal line 12 , and a second portion of the metal electrode via 8 that exposes part of the second semiconductor electrode 22 .
- the reset signal line 12 is connected to the second semiconductor electrode 22 , which is in then connected to two drain electrodes 72 in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group).
- all vias e.g., the source via, the drain via, and the metal electrode via
- the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs.
- the projection of the metal electrode via 8 in plan view of the base substrate overlaps with (and optionally within) the projection of the reset signal line 12 .
- FIG. 5 is diagram illustrating the arrangement of pixel units within a pixel unit group 100 of an array substrate in some embodiments.
- the array substrate in the embodiment further includes a plurality of reset scanning lines 13 .
- the array substrate further includes two reset scanning lines 13 between two neighboring rows of pixel units within each pixel unit group.
- the array substrate includes a reset signal line 12 between the two reset scanning lines 13 .
- the array substrate further includes a plurality of gate lines 52 .
- the array substrate further includes two gate lines 52 between two neighboring rows of pixel units within each pixel unit group.
- the array substrate includes two reset scanning lines 13 between the two gate lines 52 .
- the reset scanning lines 13 and the gate lines 52 are in a same layer as the gate electrodes 51 .
- the array substrate further includes a plurality of data lines 14 and a plurality of power signal lines 15 .
- the array substrate further includes a date line 14 and a power signal line 15 between two neighboring columns of pixel units.
- the data line 14 and the power signal line 15 are in a same layer as the source electrode 71 and the drain electrode 72 in the first thin film transistor 11 .
- each pixel unit 10 includes a light emitting unit 16 , a second thin film transistor 17 , a third thin film transistor 18 , and a capacitor 19 .
- the gate electrode 51 of a first thin film transistor 11 is electrically connected to an adjacent reset scanning line 13 .
- the source electrode 71 of a first thin film transistor 11 is electrically connected to the source electrode 71 of a second thin film transistor.
- the gate electrode 51 of a third thin film transistor 18 is electrically connected to a first terminal of a capacitor 19 .
- the gate electrode 51 of a second thin film transistor 17 is electrically connected to an adjacent gate line 52 .
- the drain electrode 72 of a second thin film transistor 17 is electrically connected to a data line 14 .
- the drain electrode 72 of a third thin film transistor 18 and a second terminal of the capacitor 19 are electrically connected to a power signal line 15 .
- the source electrode 71 of the third thin film transistor 18 is electrically connected to a light emitting unit 16 .
- the present array substrate includes a reset signal line shared by two adjacent rows of pixel units that belongs to a same pixel unit group.
- the reset signal line is connected to the first thin film transistor (e.g., a reset transistor) through a metal electrode via (e.g., a step via, at least a portion of which having a trapezoidal shape).
- a portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode.
- the present array substrate further includes a metal electrode extending throughout the metal electrode via. The metal electrode is in contact with a first portion of the metal electrode via that exposes part of the reset signal line, and a second portion of the metal electrode via that exposes part of the second semiconductor electrode.
- the reset signal line is connected to the second semiconductor electrode, which is in turn connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group).
- all vias e.g., the source via, the drain via, and the metal electrode via
- the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs
- FIG. 6 is a flow chart illustrating a method of fabricating an array substrate in some embodiments.
- the array substrate in the embodiment includes a plurality of rows of pixel units and a plurality of columns of pixel units intersecting each other, each pixel unit is adjacent to at least one neighboring pixel unit in a same row, and is adjacent to at least one neighboring pixel unit in a same column.
- the plurality of pixel units are grouped into a plurality of pixel unit groups, each of which includes two adjacent rows of pixel units.
- Each pixel unit group further includes a reset signal line 12 between the two adjacent rows of pixel units within each pixel unit group.
- the method in the embodiment includes forming a conductive semiconductor layer having a first semiconductor electrode and a second semiconductor electrode on a base substrate; forming a first gate insulating layer on a side of the conductive semiconductor layer distal to the base substrate; forming a gate metal layer having a reset signal line and a gate electrode of a first thin film transistor on a side of the first gate insulating layer distal to the conductive semiconductor layer; forming a second gate insulating layer on a side of the gate metal layer distal to the first gate insulating layer; forming a source via, a drain via, and a metal electrode via in a single patterning process; forming a source/drain/metal electrode layer having a metal electrode, and a source electrode and a drain electrode of the first thin film transistor on a side of the second gate insulating layer distal to the gate metal layer.
- the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the base substrate.
- the source electrode of the first thin film transistor is electrically-connected to the first semiconductor electrode through the source via
- the drain electrode of the first thin film transistor is electrically connected to the second semiconductor electrode through the drain via
- the metal electrode is electrically connected to the reset signal line and the second semiconductor electrode through the metal electrode via.
- a portion of the metal electrode via exposes part of the reset signal line
- another portion of the metal electrode via exposes part of the second semiconductor electrode.
- the reset signal line is electrically connected through the metal electrode to the second semiconductor electrode, which is in turn electrically connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate.
- the metal electrode via is a step via, at least a portion of which having a trapezoidal shape.
- the array substrate manufactured by the present method includes a reset signal line shared by two adjacent rows of pixel units that belongs to a same pixel unit group.
- the reset signal line is connected to, the first thin film transistor (e.g., a reset transistor) through a metal electrode via (e,g., a step via, at least a portion of which having a trapezoidal shape).
- a portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode.
- the present array substrate further includes a metal electrode extending throughout the metal electrode via. The metal electrode is in contact with a first portion of the metal electrode via that exposes part of the reset signal line, and a second portion of the metal electrode via that exposes part of the second semiconductor electrode.
- the reset signal line is connected to the second semiconductor electrode, which is in turn connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group).
- all vias e.g., the source via, the drain via, and the metal electrode via
- the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs.
- the present disclosure provides a display panel having an array substrate as described herein or manufactured by a method described herein.
- the present disclosure provides a display apparatus having a display panel described herein.
- display apparatuses include, but are not limited to, an electronic paper, a mobile phone, a tablet computer, a television, a notebook computer, a digital album, a GPS, etc.
- the array substrate includes a reset signal line shared by two adjacent rows of pixel units that belongs to a same pixel unit group.
- the reset signal line is connected to the first thin film transistor (e.g., a reset transistor) through a metal electrode via (e.g., a step via, at least a portion of which having a trapezoidal shape).
- a portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode.
- the present array substrate further includes a metal electrode extending throughout the metal electrode via. The metal electrode is in contact with a first portion of the metal electrode via that exposes part of the reset signal line, and a second portion of the metal electrode via that exposes part of the second semiconductor electrode.
- the reset signal line is connected to the second semiconductor electrode, which is in turn connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group).
- all vias e.g., the source via, the drain via, and the metal electrode via
- the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs.
- the term “the invention”, “the present invention” or the like does not necessarily limit the claim scope to a specific embodiment, and the reference to exemplary embodiments of the invention does not imply a limitation on the invention, and no such limitation is to be interred.
- the invention is limited only by the spirit and scope of the appended claims.
- these claims may refer to use “first”, “second”, etc. following with noun or element.
- Such terms should be understood as a nomenclature and should not be construed as giving the limitation on the number of the elements modified by such nomenclature unless specific number has been given. Any advantages and benefits described may not apply to all embodiments of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Geometry (AREA)
- Thin Film Transistor (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
- This application claims priority to Chinese Patent Application No. 201510531471.X, filed Aug. 26, 2015, the contents of which are incorporated by reference in the entirety.
- The present invention relates to display technology, more particularly, to an array substrate, a display panel and a display apparatus having the same, and a fabricating method thereof.
- As compared to other display devices such as liquid crystal display (LCD) devices, the organic light emitting diode ((MED) display devices are self-emitting apparatuses that do not require a backlight. Having the advantages of fast response, low power consumption, a wider viewing angle, high brightness, more vivid color rendering, thinner and lighter, they have found a wide range of applications in display field.
- Light emission in an ( )ED device are driven by current. To achieve a display with uniform brightness, a stable current at each pixel unit is essential. Various factors, such as a defective manufacturing process and aging components, could result in shift of threshold voltage of driving thin film transistor in an array substrate from the standard value. The shift of threshold voltage in turn results in variation of the current applied to each pixel, leading to non-uniform display of OLED.
- In one aspect, the present invention provides an array substrate comprising a base substrate; and a plurality of rows of pixel units and a plurality of rows of reset signal lines on the base substrate, every two adjacent rows of pixel units share one reset signal line. Every two adjacent rows of pixel units and a reset signal line between the two adjacent rows of pixel units constitute a pixel unit group, each pixel unit group comprises a plurality of columns of pixel units. Each pixel unit comprises a reset thin film transistor, each reset thin film transistor comprises a conductive semiconductor layer on the base substrate, a first insulating layer on a side of the conductive semiconductor layer distal to the base substrate, a gate electrode on a side of the first insulating layer distal to the conductive semiconductor layer, a second insulating layer on a side of the gate electrode distal to the first insulating layer, a source/drain/metal electrode layer on a side of the second insulating layer distal to the gate electrode, and a source via, a drain via, and a metal electrode via; the conductive semiconductor layer comprises a first semiconductor electrode and a second semiconductor electrode, and the source/drain/metal electrode layer comprises a source electrode, a drain electrode, and a metal electrode. The metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the substrate, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode. The metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode, the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias. The source electrode is electrically connected to the first semiconductor electrode through the source via.
- Optionally, two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via, and share a same second semiconductor electrode; the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group.
- Optionally, the metal electrode via is a step via, at least a portion of which having a trapezoidal shape.
- Optionally, a projection of the metal electrode via in plan view of the base substrate is within a projection of the reset signal line.
- Optionally, the array substrate further comprises two reset scanning lines between the two adjacent rows of pixel units within the same pixel unit group; the reset signal line is between the two reset scanning lines.
- Optionally, the array substrate further comprises two gate lines between the two adjacent rows of pixel units within the same pixel unit group; the two reset scanning lines are between the two gate lines.
- Optionally, the two reset scanning lines and the two gate lines are in a same layer as the gate electrode.
- Optionally, the array substrate further comprises a plurality of data lines and a plurality of power signal lines; each date line and each power signal line are between two adjacent columns of pixel units.
- Optionally, each pixel unit further comprises a light emitting unit, a second thin film transistor, a third thin film transistor, and a capacitor.
- Optionally, the gate electrode is electrically connected to an adjacent reset scanning line; the source electrode of the reset thin film transistor is electrically connected to a source electrode of the second thin film transistor, a gate electrode of the third thin film transistor is electrically connected to a first terminal of the capacitor, the gate electrode of the second thin film transistor is electrically connected to an adjacent gate line, a drain electrode of a second thin film transistor is electrically connected to a data line, a drain electrode of a third thin film transistor and a second terminal of the capacitor are electrically connected to a power signal line, and a source electrode of the third thin film transistor is electrically connected to the light emitting unit.
- In another aspect, the present invention provides a method of fabricating an array substrate comprising forming a plurality of rows of pixel units and a plurality of rows of reset signal lines on a base substrate, every two adjacent rows of pixel units share one reset signal line. Every two adjacent rows of pixel units and a reset signal line between the two adjacent rows of pixel units constitute a pixel unit group, each pixel unit group comprises a plurality of columns of pixel units. The step of forming the plurality of rows of pixel units and the plurality of rows of reset signal lines comprises forming a rest thin film transistor within each pixel unit.
- Optionally, the step of forming the reset thin film transistor comprises forming a conductive semiconductor layer having a first semiconductor electrode and a second semiconductor electrode on the base substrate; forming a first gate insulating layer on a side of the conductive semiconductor layer distal to the base substrate; forming a gate metal layer having a reset signal line and a gate electrode of a first thin film transistor on a side of the first gate insulating layer distal to the conductive semiconductor layer; forming a second gate insulating layer on a side of the gate metal layer distal to the first gate insulating layer; forming a source via, a drain via, and a metal electrode via in a single patterning process; and forming a source/drain metal layer having a metal electrode, and a source electrode and a drain electrode of the first thin film transistor on a side of the second gate insulating layer distal to the gate metal layer.
- Optionally, the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the base substrate, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode. The metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode, the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias. The source electrode is electrically connected to the first semiconductor electrode through the source via.
- Optionally, two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via, and share a same second semiconductor electrode; the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group.
- Optionally, the metal electrode via is a step via, at least a portion of which having a trapezoidal shape.
- Optionally, a projection of the metal electrode via in plan view of the base substrate is within a projection of the reset signal line.
- Optionally, the method further comprises forming two reset scanning lines between the two adjacent rows of pixel units within the same pixel unit group; wherein the reset signal line is formed between, the two reset scanning lines.
- Optionally, the method further comprises forming two gate lines between the two adjacent rows of pixel units within the same pixel unit group; wherein the two reset scanning lines are formed between the two gate lines.
- Optionally, the two reset scanning lines and the two gate lines are formed in a single process and in a same layer as the gate electrode.
- Optionally, the method further comprises forming a plurality of data lines and a plurality of power signal lines; each date line and each power signal line are formed between two adjacent columns of pixel units.
- Optionally, the method further comprises forming a light emitting unit, a second thin film transistor, a third thin film transistor, and a capacitor in each pixel unit.
- Optionally, the gate electrode is electrically connected to an adjacent reset scanning line; the source electrode of the reset thin film transistor is electrically connected to a source electrode of the second thin film transistor, a gate electrode of the third thin film transistor is electrically connected to a first terminal of the capacitor, the gate electrode of the second thin film transistor is electrically connected to an adjacent gate line, a drain electrode of a second thin film transistor is electrically connected to a data line, a drain electrode of a third thin film transistor and a second terminal of the capacitor are electrically connected to a power signal line, and a source electrode of the third thin film transistor is electrically connected to the light emitting unit.
- In another aspect, the present invention also provides a display panel comprising the array substrate described herein or manufactured by a method described herein.
- In another aspect, the present invention further provides a display apparatus comprising the display panel described herein.
- The following drawings are merely examples for illustrative purposes according to various disclosed embodiments and are not intended to limit the scope of the present invention.
-
FIG. 1 is a diagram illustrating the arrangement of pixel units in an array substrate in some embodiments. -
FIG. 2 is a diagram illustrating the structure of two first thin film transistors in two neighboring pixel units in a same column within a same pixel unit group in an array substrate in some embodiments. -
FIG. 3 is a cross-section view of the structure of a metal electrode via having a metal electrode formed therein in an array substrate in some embodiments. -
FIG. 4 is a cross-section view of the structure of a metal electrode via in an array substrate in some embodiments, -
FIG. 5 is diagram illustrating the arrangement of pixel units within apixel unit group 100 of an array substrate in some embodiments. -
FIG. 6 is a flow chart illustrating a method of fabricating an array substrate in some embodiments. - The disclosure will now describe more specifically with reference to the following embodiments. It is to be noted that the following descriptions of some embodiments are presented herein for purpose of illustration and description only. It is not intended to be exhaustive or to be limited to the precise form disclosed.
- In some cases, an OLED device includes a reset unit to compensate the shift of the threshold voltage of the driving transistor. The reset unit includes a rest thin film transistor and a reset signal line. The addition of the reset unit decreases the aperture ratio of the array substrate, making high-resolution display in an OLED device even more difficult.
- The present disclosure provides an array substrate having superior properties that enables higher-resolution display in OLED, and a greatly simplified fabricating method for making the array substrate. In some embodiments, the array substrate includes a reset unit. In the present array substrate, two adjacent rest units share one single reset signal line. The reset signal line, the gate electrode, and the source/drain electrode of the rest unit can be all connected through a single via. Moreover, all vias of the present array substrate can be fabricated in a single process. The present array substrate and fabricating method overcome the disadvantages of the conventional array substrate and fabricating method. As a result, a significantly reduced aperture ratio of the array substrate can be achieved.
- In some embodiments, the array substrate includes a bases substrate, a plurality of rows of pixel units, and a plurality of rows of reset signal lines on the base substrate. In the present array substrate, every two adjacent rows of pixel units share one reset signal line. Optionally, the number of rows of pixel units in the array substrate is twice that of the number of rows of reset signal lines. For example, every two adjacent rows of pixel units and a reset signal line between the two adjacent rows of pixel units constitute a pixel unit group. Optionally, the array substrate include a row of reset signal line only between two adjacent rows of pixel units within a same pixel unit group, but not between two adjacent pixel unit groups (i.e., not between two adjacent rows of pixel units that belong to different pixel unit groups). Each pixel unit group includes a plurality of columns of pixel units. Optionally, each column of pixel unit of a pixel unit group includes two pixel units.
- In some embodiments, each pixel unit includes a reset thin film transistor. Optionally, each reset thin film transistor includes a conductive semiconductor layer on the base substrate, a first insulating layer on a side of the conductive semiconductor layer distal to the base substrate, a gate electrode on a side of the first insulating layer distal to the conductive semiconductor layer, a second insulating layer on a side of the gate electrode distal to the first insulating layer, a source/drain/metal electrode layer on a side of the second insulating layer distal to the gate electrode, and a source via, a drain via, and a metal electrode via. Optionally, the conductive semiconductor layer includes a first semiconductor electrode and a second semiconductor electrode, and the source/drain/metal electrode layer comprises a source electrode, a drain electrode, and a metal electrode. Optionally, the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the substrate, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode. Optionally, the metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode, the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias. Optionally, the source electrode is electrically connected to the first semiconductor electrode through the source via.
- In some embodiments, two adjacent pixels in a same column of a same pixel unit group share a same second semiconductor electrode. For example, two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group) are connected to a same second semiconductor electrode. Two active layers of two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group) are connected to a same second semiconductor electrode. That is, the two active layers of two reset thin film transistors in a same column of a same pixel unit group are connected to the two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group through a same second semiconductor electrode. Thus, in some embodiments, the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- In some embodiments, two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via. The same metal electrode is connected to the same second semiconductor electrode shared by two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- In another aspect, the present disclosure provides a method of fabricating an array substrate. In some embodiments, the method includes forming a plurality of rows of pixel units and a plurality of rows of reset signal lines on a base substrate. In the present method, every two adjacent rows of pixel units are so formed that they share one reset signal line. Optionally, the number of rows of pixel units formed in the array substrate is twice that of the number of rows of reset signal lines. For example, the method includes forming a plurality of pixel unit groups, each of which is constituted by every two adjacent rows of pixel units and a reset signal line formed between the two adjacent rows of pixel units. Optionally, the method includes forming one row of reset signal line only between two adjacent rows of pixel units within a same pixel unit group, but not between two adjacent pixel unit groups (i.e., not between two adjacent rows of pixel units that belong to different pixel unit groups). Each pixel unit group includes a plurality of columns of pixel units. Optionally, each column of pixel unit of a pixel unit group includes two pixel units.
- In some embodiments, the step of forming the plurality of rows of pixel units and the plurality of rows of reset signal lines includes forming a rest thin film transistor within each pixel unit. Optionally, the step of forming the reset thin film transistor includes forming a conductive semiconductor layer having a first semiconductor electrode and a second semiconductor electrode on the base substrate; forming a first gate insulating layer on a side of the conductive semiconductor layer distal to the base substrate; forming a gate metal layer having a reset signal line and a gate electrode of a first thin film transistor on a side of the first gate insulating layer distal to the conductive semiconductor layer; forming a second gate insulating layer on a side of the gate metal layer distal to the first gate insulating layer; forming a source via, a drain via, and a metal electrode via in a single patterning process; and forming a source/drain metal layer having a metal electrode, and a source electrode and a drain electrode of the first thin film transistor on a side of the second gate insulating layer distal to the gate metal layer. Optionally, the metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the base substrate. Optionally, the metal electrode via exposing part of the reset signal line and part of the second semiconductor electrode. Optionally, the metal electrode within the metal electrode via is electrically connected to the reset signal line and the second semiconductor electrode. Optionally, the second semiconductor electrode is electrically connected to two drain electrodes of the reset thin film transistor in two neighboring pixel units in a same column within a same pixel unit group through two corresponding drain vias. Optionally, the source electrode is electrically connected to the first semiconductor electrode through the source via.
- In some embodiments, two adjacent pixels in a same column of a same pixel unit group share a same second semiconductor electrode. For example, two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group) are connected to a same second semiconductor electrode. Two active layers of two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group) are connected to a same second semiconductor electrode. That is, the two active layers of two reset thin film transistors in a same column of a same pixel unit group are connected to the two drain electrodes of two reset thin film transistors in a same column of a same pixel unit group through a same second semiconductor electrode. Thus, in some embodiments, the second semiconductor electrode is a continuous layer connecting two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
- In some embodiments, two adjacent pixels in a same column of a same pixel unit group share a same metal electrode through a same metal electrode via. The same metal electrode is connected to the same second semiconductor electrode shared by two reset thin film transistors in a same column of a same pixel unit group (i.e., from two adjacent rows of pixel units within a same pixel unit group).
-
FIG. 1 is a diagram illustrating the arrangement of pixel units in an array substrate in some embodiments. Referring toFIG. 1 , the array substrate includes a base substrate I and a plurality of pixel units on thebase substrate 1. The plurality of pixel units 10 include a plurality of rows of pixel units and a plurality of columns of pixel units intersecting each other. Therefore, each pixel unit 10 is adjacent to at least one (e.g., two) neighboring pixel unit 10 in a same row, and is adjacent to at least one (e.g., two) neighboring pixel unit 10 in a same column. As shown inFIG. 1 , the plurality of pixel units 10 may be grouped into a plurality of pixel unit groups. For example,FIG. 1 shows twopixel unit groups reset signal line 12 between the two adjacent rows of pixel units within each pixel unit group. Optionally, each pixel unit group further includes tworeset scanning lines 13 between the two adjacent rows of pixel units. Each pixel unit 10 includes a first thin film transistor 11 (e.g., a reset transistor), -
FIG. 2 is a diagram illustrating the structure of two first thin film transistors in two neighboring pixel units in a same column within a same pixel unit group in an array substrate in some embodiments. The two neighboring pixel units inFIG. 2 belong to two neighboring rows within a same pixel unit group along a same column direction. Referring to FIG, 2, the first thin film transistor (e.g., a reset transistor) includes a conductive semiconductor layer (21 and 22 inFIG. 2 ) on abase substrate 1, anactive layer 3 on a side of the conductive semiconductor layer distal to thebase substrate 1, a first insulatinglayer 4 on a side of theactive layer 3 distal to the conductive semiconductor layer, agate electrode 51 on a side of the first insulatinglayer 4 distal to theactive layer 3, a secondinsulating layer 6 on a side of thegate electrode 51 distal to the first insulatinglayer 4, and a source/drain electrode layer on a side of the second insulatinglayer 6 distal to thegate electrode 51. - The conductive semiconductor layer in the embodiment includes a
first semiconductor electrode 21 and asecond semiconductor electrode 22. The source/drain electrode layer in the embodiment includes asource electrode 71 and adrain electrode 72 of the firstthin film transistor 11. Thefirst semiconductor electrode 21 and thesecond semiconductor electrode 22 are electrically connected to thesource electrode 71 and thedrain electrode 72 of the first thin film transistor II, respectively, through a source via and a drain via. -
FIG. 3 is a cross-section view of the structure of a metal electrode via having a metal electrode formed therein in an array substrate in some embodiments.FIG. 4 is a cross-section view of the structure of a metal electrode via (prior to the formation of the metal electrode) in an array substrate in some embodiments. Referring toFIGS. 3 and 4 , the array substrate in the embodiment further includes a metal electrode via 8 above a region where thereset signal line 12 overlaps with thesecond semiconductor electrode 22. Thedrain electrode 72 is electrically connected to thereset signal line 12 within the metal electrode via 8. InFIG. 4 , the metal electrode via 8 is a step via, at least a portion of which having a trapezoidal shape. A portion of the metal electrode via 8 exposes part of thereset signal line 12, another portion of the metal electrode via 8 exposes part of thesecond semiconductor electrode 22. Referring toFIG. 3 , the source/drain electrode layer further includes ametal electrode 73 extending throughout the metal electrode via 8. As shown inFIG. 3 , themetal electrode 73 is in contact with a first portion of the metal electrode via 8 that exposes part of thereset signal line 12, and a second portion of the metal electrode via 8 that exposes part of thesecond semiconductor electrode 22. - The present array substrate includes a
reset signal line 12 shared by two adjacent rows of pixel units that belongs to a same pixel unit group. Thereset signal line 12 is connected to the first thin film transistor 11 (e.g., a reset transistor) through a metal electrode via 8 (e.g., a step via, at least a portion of which having a trapezoidal shape). A portion of the metal electrode via 8 exposes part of thereset signal line 12, another portion of the metal electrode via 8 exposes part of thesecond semiconductor electrode 22. The present array substrate further includes ametal electrode 73 extending throughout the metal electrode via 8. Themetal electrode 73 is in contact with a first portion of the metal electrode via 8 that exposes part of thereset signal line 12, and a second portion of the metal electrode via 8 that exposes part of thesecond semiconductor electrode 22. Through themetal electrode 73, thereset signal line 12 is connected to thesecond semiconductor electrode 22, which is in then connected to twodrain electrodes 72 in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group). By having this design, all vias (e.g., the source via, the drain via, and the metal electrode via) can be fabricated in a single patterning process. Thus, the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs. - Optionally, the projection of the metal electrode via 8 in plan view of the base substrate overlaps with (and optionally within) the projection of the
reset signal line 12. -
FIG. 5 is diagram illustrating the arrangement of pixel units within apixel unit group 100 of an array substrate in some embodiments. Referring toFIG. 5 , the array substrate in the embodiment further includes a plurality of reset scanning lines 13. Optionally, the array substrate further includes tworeset scanning lines 13 between two neighboring rows of pixel units within each pixel unit group. Optionally, between two neighboring rows of pixel units within each pixel unit group, the array substrate includes areset signal line 12 between the two reset scanning lines 13. - Optionally, the array substrate further includes a plurality of gate lines 52. Optionally, the array substrate further includes two
gate lines 52 between two neighboring rows of pixel units within each pixel unit group. Optionally, between two neighboring rows of pixel units within each pixel unit group, the array substrate includes tworeset scanning lines 13 between the twogate lines 52. - Optionally, the
reset scanning lines 13 and the gate lines 52 are in a same layer as thegate electrodes 51. - Optionally, the array substrate further includes a plurality of
data lines 14 and a plurality of power signal lines 15. Optionally, the array substrate further includes adate line 14 and apower signal line 15 between two neighboring columns of pixel units. Optionally, thedata line 14 and thepower signal line 15 are in a same layer as thesource electrode 71 and thedrain electrode 72 in the firstthin film transistor 11. - Optionally, each pixel unit 10 includes a
light emitting unit 16, a secondthin film transistor 17, a thirdthin film transistor 18, and acapacitor 19. Optionally, thegate electrode 51 of a firstthin film transistor 11 is electrically connected to an adjacentreset scanning line 13. Optionally, thesource electrode 71 of a firstthin film transistor 11 is electrically connected to thesource electrode 71 of a second thin film transistor. Optionally, thegate electrode 51 of a thirdthin film transistor 18 is electrically connected to a first terminal of acapacitor 19. Optionally, thegate electrode 51 of a secondthin film transistor 17 is electrically connected to anadjacent gate line 52. Optionally, thedrain electrode 72 of a secondthin film transistor 17 is electrically connected to adata line 14. Optionally, thedrain electrode 72 of a thirdthin film transistor 18 and a second terminal of thecapacitor 19 are electrically connected to apower signal line 15. Optionally, thesource electrode 71 of the thirdthin film transistor 18 is electrically connected to alight emitting unit 16. - The present array substrate includes a reset signal line shared by two adjacent rows of pixel units that belongs to a same pixel unit group. The reset signal line is connected to the first thin film transistor (e.g., a reset transistor) through a metal electrode via (e.g., a step via, at least a portion of which having a trapezoidal shape). A portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode. The present array substrate further includes a metal electrode extending throughout the metal electrode via. The metal electrode is in contact with a first portion of the metal electrode via that exposes part of the reset signal line, and a second portion of the metal electrode via that exposes part of the second semiconductor electrode. Through the metal electrode, the reset signal line is connected to the second semiconductor electrode, which is in turn connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group). By having this design, all vias (e.g., the source via, the drain via, and the metal electrode via) can be fabricated in a single patterning process. Thus, the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs,
- In another aspect, the present disclosure provides a method of fabricating an array substrate.
FIG. 6 is a flow chart illustrating a method of fabricating an array substrate in some embodiments. The array substrate in the embodiment includes a plurality of rows of pixel units and a plurality of columns of pixel units intersecting each other, each pixel unit is adjacent to at least one neighboring pixel unit in a same row, and is adjacent to at least one neighboring pixel unit in a same column. The plurality of pixel units are grouped into a plurality of pixel unit groups, each of which includes two adjacent rows of pixel units. Each pixel unit group further includes areset signal line 12 between the two adjacent rows of pixel units within each pixel unit group. - Referring to
FIG. 6 , the method in the embodiment includes forming a conductive semiconductor layer having a first semiconductor electrode and a second semiconductor electrode on a base substrate; forming a first gate insulating layer on a side of the conductive semiconductor layer distal to the base substrate; forming a gate metal layer having a reset signal line and a gate electrode of a first thin film transistor on a side of the first gate insulating layer distal to the conductive semiconductor layer; forming a second gate insulating layer on a side of the gate metal layer distal to the first gate insulating layer; forming a source via, a drain via, and a metal electrode via in a single patterning process; forming a source/drain/metal electrode layer having a metal electrode, and a source electrode and a drain electrode of the first thin film transistor on a side of the second gate insulating layer distal to the gate metal layer. The metal electrode via is at a position corresponding to an area where the reset signal line and the second semiconductor electrode overlap in plan view of the base substrate. The source electrode of the first thin film transistor is electrically-connected to the first semiconductor electrode through the source via, the drain electrode of the first thin film transistor is electrically connected to the second semiconductor electrode through the drain via, the metal electrode is electrically connected to the reset signal line and the second semiconductor electrode through the metal electrode via. A portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode. The reset signal line is electrically connected through the metal electrode to the second semiconductor electrode, which is in turn electrically connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate. Optionally, the metal electrode via is a step via, at least a portion of which having a trapezoidal shape. - The array substrate manufactured by the present method includes a reset signal line shared by two adjacent rows of pixel units that belongs to a same pixel unit group. The reset signal line is connected to, the first thin film transistor (e.g., a reset transistor) through a metal electrode via (e,g., a step via, at least a portion of which having a trapezoidal shape). A portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode. The present array substrate further includes a metal electrode extending throughout the metal electrode via. The metal electrode is in contact with a first portion of the metal electrode via that exposes part of the reset signal line, and a second portion of the metal electrode via that exposes part of the second semiconductor electrode. Through the metal electrode, the reset signal line is connected to the second semiconductor electrode, which is in turn connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group). By having this design, all vias (e.g., the source via, the drain via, and the metal electrode via) can be fabricated in a single patterning process. Thus, the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs.
- In another aspect, the present disclosure provides a display panel having an array substrate as described herein or manufactured by a method described herein.
- In another aspect, the present disclosure provides a display apparatus having a display panel described herein. Examples of display apparatuses include, but are not limited to, an electronic paper, a mobile phone, a tablet computer, a television, a notebook computer, a digital album, a GPS, etc.
- In the present display panel and display apparatus, the array substrate includes a reset signal line shared by two adjacent rows of pixel units that belongs to a same pixel unit group. The reset signal line is connected to the first thin film transistor (e.g., a reset transistor) through a metal electrode via (e.g., a step via, at least a portion of which having a trapezoidal shape). A portion of the metal electrode via exposes part of the reset signal line, another portion of the metal electrode via exposes part of the second semiconductor electrode. The present array substrate further includes a metal electrode extending throughout the metal electrode via. The metal electrode is in contact with a first portion of the metal electrode via that exposes part of the reset signal line, and a second portion of the metal electrode via that exposes part of the second semiconductor electrode. Through the metal electrode, the reset signal line is connected to the second semiconductor electrode, which is in turn connected to two drain electrodes in two neighboring pixel units in a same column within a same pixel unit group in the array substrate (i.e., the two neighboring pixel units belong to two neighboring rows within a same pixel unit group). By having this design, all vias (e.g., the source via, the drain via, and the metal electrode via) can be fabricated in a single patterning process. Thus, the present design significantly simplifies the manufacturing process and greatly lowers the manufacturing costs.
- The foregoing description of the embodiments of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form or to exemplary embodiments disclosed. Accordingly, the foregoing description should be regarded as illustrative rather than restrictive. Obviously, many modifications and variations will be apparent to practitioners skilled in this art. The embodiments are chosen and described in order to best explain the principles of the invention and its best mode practical application, thereby to enable persons skilled in the art to understand the invention for various embodiments and with various modifications as are suited to the particular use or implementation contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents in which all terms are meant in their broadest reasonable sense unless otherwise indicated. Therefore, the term “the invention”, “the present invention” or the like does not necessarily limit the claim scope to a specific embodiment, and the reference to exemplary embodiments of the invention does not imply a limitation on the invention, and no such limitation is to be interred. The invention is limited only by the spirit and scope of the appended claims. Moreover, these claims may refer to use “first”, “second”, etc. following with noun or element. Such terms should be understood as a nomenclature and should not be construed as giving the limitation on the number of the elements modified by such nomenclature unless specific number has been given. Any advantages and benefits described may not apply to all embodiments of the invention. It should be appreciated that variations may be made in the embodiments described by persons skilled in the art without departing from the scope of the present invention as defined by the following claims. Moreover, no element and component in the present disclosure is intended to be dedicated to the public regardless of whether the element or component is explicitly recited in the following claims.
Claims (20)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510531471 | 2015-08-26 | ||
CN201510531471.XA CN105070740B (en) | 2015-08-26 | 2015-08-26 | A kind of array base palte and preparation method thereof, display panel and display device |
CN201510531471.X | 2015-08-26 | ||
PCT/CN2016/078556 WO2017031990A1 (en) | 2015-08-26 | 2016-04-06 | Array substrate, display panel and display apparatus having the same, and fabricating method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US9698208B1 US9698208B1 (en) | 2017-07-04 |
US20170194407A1 true US20170194407A1 (en) | 2017-07-06 |
Family
ID=54500069
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/302,934 Active US9698208B1 (en) | 2015-08-26 | 2016-04-06 | Array substrate, display panel and display apparatus having the same, and fabricating method thereof |
Country Status (4)
Country | Link |
---|---|
US (1) | US9698208B1 (en) |
EP (1) | EP3341971B1 (en) |
CN (1) | CN105070740B (en) |
WO (1) | WO2017031990A1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105070740B (en) * | 2015-08-26 | 2017-12-08 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method thereof, display panel and display device |
CN107579083B (en) * | 2017-09-30 | 2024-06-11 | 京东方科技集团股份有限公司 | Array substrate, preparation method and display device |
CN108550605B (en) * | 2018-04-28 | 2021-08-27 | 上海天马有机发光显示技术有限公司 | Display panel, display device and manufacturing method of display panel |
CN113205773B (en) * | 2021-04-28 | 2023-08-08 | 京东方科技集团股份有限公司 | Display panel and display device |
CN113690259A (en) * | 2021-09-14 | 2021-11-23 | 厦门天马显示科技有限公司 | Display panel and display device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW587239B (en) * | 1999-11-30 | 2004-05-11 | Semiconductor Energy Lab | Electric device |
KR100683396B1 (en) * | 1999-12-28 | 2007-02-15 | 매그나칩 반도체 유한회사 | Method for interlace scanning pixel array in image sensor |
KR101169053B1 (en) * | 2005-06-30 | 2012-07-26 | 엘지디스플레이 주식회사 | Organic Light Emitting Diode Display |
US8461660B2 (en) * | 2011-09-30 | 2013-06-11 | Omnivision Technologies, Inc. | CMOS image sensor with reset shield line |
TWI565048B (en) * | 2012-05-22 | 2017-01-01 | 友達光電股份有限公司 | Organic light emitting display unit structure and organic light emitting display unit circuit |
KR102072215B1 (en) * | 2013-05-09 | 2020-02-03 | 삼성디스플레이 주식회사 | Organic light emitting diode display |
CN204257651U (en) * | 2014-12-18 | 2015-04-08 | 昆山国显光电有限公司 | The array base palte of organic light emitting diode display and display |
CN105070740B (en) * | 2015-08-26 | 2017-12-08 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method thereof, display panel and display device |
-
2015
- 2015-08-26 CN CN201510531471.XA patent/CN105070740B/en active Active
-
2016
- 2016-04-06 WO PCT/CN2016/078556 patent/WO2017031990A1/en active Application Filing
- 2016-04-06 US US15/302,934 patent/US9698208B1/en active Active
- 2016-04-06 EP EP16766828.4A patent/EP3341971B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
WO2017031990A1 (en) | 2017-03-02 |
EP3341971A1 (en) | 2018-07-04 |
EP3341971B1 (en) | 2020-10-07 |
CN105070740B (en) | 2017-12-08 |
US9698208B1 (en) | 2017-07-04 |
CN105070740A (en) | 2015-11-18 |
EP3341971A4 (en) | 2019-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10290694B2 (en) | Organic light-emitting display panel and organic light-emitting display device | |
US10297617B2 (en) | Display device and manufacturing method thereof | |
US9698208B1 (en) | Array substrate, display panel and display apparatus having the same, and fabricating method thereof | |
US20190109184A1 (en) | Display panel and display device | |
CN108492775B (en) | Array substrate, display screen and display device | |
WO2017190536A1 (en) | Curved display panel, curved display apparatus, and fabricating method thereof | |
CN107078135A (en) | Display backplane with polytype thin film transistor (TFT) | |
CN107004682A (en) | Display backplane with polytype thin film transistor (TFT) | |
CN109448635B (en) | OLED display panel | |
JP2011501241A (en) | High aperture pixel layout for display devices | |
JP2014056237A (en) | Array substrate, manufacturing method for the same, and display device | |
US11538835B2 (en) | Array substrate with dummy lead including disconnected conducting wires, method for manufacturing the same, display panel and display device | |
US11244627B2 (en) | Display panel, display screen and control method thereof | |
KR20050031945A (en) | Active matrix type display device | |
US20230138949A1 (en) | Array substrate and display apparatus | |
US9792854B2 (en) | Display device | |
US12048216B2 (en) | Array substrate and display apparatus | |
KR20190078180A (en) | Thin film transistor and organic light emitting display device comprising the same | |
US8576207B2 (en) | Self-emission type display and method for fabricating the same | |
US20240268165A1 (en) | Array substrate and display apparatus | |
US20240268147A1 (en) | Display panel and display apparatus | |
US12016207B2 (en) | Array substrate, display panel and display device | |
WO2024103254A1 (en) | Array substrate and display apparatus | |
US20230200130A1 (en) | Display device | |
US20240212602A1 (en) | Display Substrate and Preparation Method thereof, and Display Apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LI, GUANG;REEL/FRAME:040586/0649 Effective date: 20150924 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XU, CHEN;REEL/FRAME:040586/0671 Effective date: 20160929 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |