US20170178953A1 - Methods and devices for back end of line via formation - Google Patents
Methods and devices for back end of line via formation Download PDFInfo
- Publication number
- US20170178953A1 US20170178953A1 US14/978,650 US201514978650A US2017178953A1 US 20170178953 A1 US20170178953 A1 US 20170178953A1 US 201514978650 A US201514978650 A US 201514978650A US 2017178953 A1 US2017178953 A1 US 2017178953A1
- Authority
- US
- United States
- Prior art keywords
- dielectric layer
- layer
- opening
- hard mask
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 41
- 230000015572 biosynthetic process Effects 0.000 title abstract description 8
- 239000000463 material Substances 0.000 claims abstract description 33
- 239000004065 semiconductor Substances 0.000 claims abstract description 33
- 229920001400 block copolymer Polymers 0.000 claims abstract description 30
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 238000001459 lithography Methods 0.000 claims abstract description 21
- 238000000151 deposition Methods 0.000 claims abstract description 15
- 238000004380 ashing Methods 0.000 claims abstract description 7
- 239000011248 coating agent Substances 0.000 claims abstract description 6
- 238000000576 coating method Methods 0.000 claims abstract description 6
- 239000002861 polymer material Substances 0.000 claims abstract description 4
- 239000010410 layer Substances 0.000 claims description 95
- 229910052751 metal Inorganic materials 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 15
- 229920003229 poly(methyl methacrylate) Polymers 0.000 claims description 11
- 239000004926 polymethyl methacrylate Substances 0.000 claims description 11
- 238000009413 insulation Methods 0.000 claims description 8
- 239000011229 interlayer Substances 0.000 claims description 7
- 239000004793 Polystyrene Substances 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 4
- 229920002120 photoresistant polymer Polymers 0.000 claims description 4
- 229920002223 polystyrene Polymers 0.000 claims description 3
- 239000011247 coating layer Substances 0.000 claims 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000001465 metallisation Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- -1 for example Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 239000006117 anti-reflective coating Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 230000036962 time dependent Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76817—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics using printing or stamping techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76813—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving a partial via etch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
Definitions
- the present invention relates to semiconductor devices and methods of fabricating semiconductor devices, and more particularly, to methods and devices for back end of line via formation.
- the size of trenches and vias continue to decrease.
- the semiconductor devices may experience via bowing and time dependent dielectric breakdown resulting in, for example, via to metal shorts and lower resolution and uniformity.
- the shorts and dielectric breakdown may decrease the device yield and reliability and also increase defectivity.
- new devices and methods for shrinking the critical dimension of back end of line via formation is needed.
- a method includes obtaining a wafer with a substrate and at least one contact in the substrate; depositing at least one lithography stack over the substrate; performing lithography to pattern at least one via opening; depositing a block co-polymer coating over the wafer into the at least one via opening; performing an ashing to remove excess block co-polymer material and form block co-polymer caps; and performing a thermal bake to separate the block co-polymer caps into a first material and a second material.
- an intermediate semiconductor device which includes, for instance: a substrate; at least one first contact in the substrate; at least one second contact in the substrate; and at least one block co-polymer cap aligned with the at least one second contact.
- FIG. 1 depicts one embodiment of a method to shrink back end of line via critical dimension formation, in accordance with one or more aspects of the present invention
- FIG. 2 depicts a cross-sectional elevation view of one embodiment of an integrated circuit with at least one lithography stack over the intermediate semiconductor device, in accordance with one or more aspects of the present invention
- FIG. 3 depicts the cross-sectional elevation view of the semiconductor device of FIG. 2 after performing lithography to pattern at least one via, in accordance with one or more aspects of the present invention
- FIG. 4 depicts the cross-sectional elevation view of the semiconductor device of FIG. 3 after etching to pattern the at least one via and depositing a block co-polymer (BCP) over the intermediate semiconductor device, in accordance with one or more aspects of the present invention
- FIG. 5 depicts the cross-sectional elevation view of the semiconductor device of FIG. 4 after performing an ashing to remove the excess BCP material, in accordance with one or more aspects of the present invention
- FIG. 6 depicts the cross-sectional elevation view of the semiconductor device of FIG. 5 after performing a thermal bake to the intermediate semiconductor device to separate the BCP material into polymethyl methacrylate (PMMA) and polystyrene (PS), in accordance with one or more aspects of the present invention
- FIG. 7 depicts the cross-sectional elevation view of the semiconductor device of FIG. 6 after removing the PMMA from the intermediate semiconductor device, in accordance with one or more aspects of the present invention
- FIG. 8 depicts the cross-sectional elevation view of the semiconductor device of FIG. 7 after performing a full etch to open the at least one trench and at least one via, in accordance with one or more aspects of the present invention
- FIG. 9 depicts the cross-sectional elevation view of the semiconductor device of FIG. 8 after stripping the hard mask layer, in accordance with one or more aspects of the present invention.
- FIG. 10 depicts the cross-sectional elevation view of the semiconductor device of FIG. 9 after performing a barrier deposition, a seed deposition, and metal plating, in accordance with one or more aspects of the present invention
- FIG. 11 depicts a first cross-sectional elevation view of the semiconductor device of FIG. 10 after performing a chemical mechanical planarization (CMP), in accordance with one or more aspects of the present invention.
- CMP chemical mechanical planarization
- FIG. 12 depicts a second cross-sectional elevation view of the semiconductor device of FIG. 10 after performing a CMP, in accordance with one or more aspects of the present invention.
- FETs field-effect transistors
- the semiconductor device fabrication processes disclosed herein provide for devices with improved yield, defectivity, and reliability.
- the semiconductor device formation process in accordance with one or more aspects of the present invention may include, for instance: obtaining a semiconductor device 100 ; performing lithography to pattern at least one via opening 110 ; depositing a block co-polymer coating over the semiconductor device 120 ; performing an ashing to remove excess block co-polymer material 130 ; performing a thermal bake to the device to separate the PMMA and PS 140 ; etching to remove the PMMA 150 ; performing a full etch to open the at least one trench opening and the at least one via opening 160 ; removing a hard mask layer 170 ; and depositing at least one metal layer over the semiconductor device 180 .
- FIGS. 2-12 depict, by way of example only, a detailed embodiment of a portion of a semiconductor device formation process of FIG. 1 and an intermediate semiconductor device, in accordance with one or more aspects of the present invention. Note again that these figures are not drawn to scale in order to facilitate understanding of the invention, and that the same reference numerals used throughout different figures designate the same or similar elements.
- FIG. 2 shows a portion of a semiconductor device 200 obtained during the fabrication process.
- the device 200 may have been processed through initial device processing steps in accordance with the design of the device 200 being fabricated, for example, the device 200 may include, for example, a substrate 202 with at least one first contact 204 and at least one second contact 206 .
- the device 200 may also include at least one isolation region (not shown), at least one fin (not shown), source regions (not shown), drain regions (not shown) and the like.
- the substrate 202 may in some embodiments have or be a substantially crystalline substrate material (i.e., bulk silicon), whereas in other embodiments, substrate 202 may be formed on the basis of a silicon-on-insulator (SOI) architecture.
- the at least one contact openings 204 , 206 may be filled with a metal, for example, tungsten (W).
- the device 200 may also include an insulation layer 208 deposited over the substrate 202 .
- the insulation layer 208 may be, for example, a nitrogen-doped silicon carbide, such as NBLoK.
- the device 200 may further include an interlayer dielectric (ILD) layer 210 deposited over the insulation layer 208 .
- a first dielectric hard mask layer 212 may be deposited over the device 200 .
- the first dielectric hard mask layer 212 may be, for example, a dielectric hard mask layer, such as, silicon oxynitride (SiON), tetraethyl orthosilicate (TEOS), or silicon dioxide (SiO 2 ).
- a hard mask layer 214 may then be deposited over the device 200 and the hard mask layer 214 may be, for example, a metal hard mask layer 214 , such as, titanium nitride (TiN) and tantalum nitride (TaN).
- a second dielectric hard mask layer 216 may then be deposited over the metal hard mask layer 214 .
- the second dielectric hard mask layer 216 may be, for example, a dielectric hard mask layer, such as, SiON, TEOS, or SiO 2 .
- the first and second dielectric hard masks 212 , 216 may act as protective layers for the underlying layers during the device fabrication, for example, during an ashing process of a photoresist mask layer.
- the first and second dielectric hard masks 212 , 216 may have an etch selectivity relative to at least the material including the upper surface portion of the ILD layer 210 , such as silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide (SiC), silicon carbonitride (SiCN), and the like.
- the dielectric hard masks 212 , 216 may be formed above the contacts 204 , 206 by performing a suitable deposition process based on device parameters well known in the art, such as, a chemical vapor deposition (CVD) process, a physical vapor deposition (PVD) process, an atomic layer deposition (ALD), a spin on coating, and the like.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- spin on coating and the like.
- lithography may be performed to pattern at least one first opening 218 and at least one second opening 220 , as shown in FIG. 2 .
- the lithography may be performed by known methods including applying a lithography stack (not shown) over the device 200 , patterning the lithography stack (not shown) and then etching into the second dielectric layer 216 and the hard mask layer 214 to form the openings 218 , 220 .
- a second lithography stack may be applied over the device 200 .
- the second lithography stack may include a spin-on-hardmask (SOH) layer 222 , a third dielectric layer 224 , a bottom anti-reflection coating (BARC) layer 226 , and a photoresist layer 228 .
- SOH spin-on-hardmask
- BARC bottom anti-reflection coating
- the SOH layer 222 may be deposited over the device 200 filling the openings 218 , 220 .
- the third dielectric layer 224 may be deposited over the SOH layer 222 and may be, for example, a SiON layer or a silicon-containing anti-reflective coating (Si-ARC) layer.
- lithography may be performed to pattern openings 230 in the photoresist layer 228 .
- the device 200 may then be etched to form at least one via or via opening 232 through the BARC layer 226 , the third dielectric layer 224 , the SOH layer 222 , the second dielectric layer 216 , the hard mask layer 214 , the first dielectric layer 212 and into the ILD layer 210 .
- the at least one opening 232 any remaining portion of the second lithography stack may be removed from the device 200 .
- a portion of the SOH layer 222 may also be removed, as shown in FIG. 4 .
- a block co-polymer (BCP) layer 234 may be deposited over the device 200 .
- the BCP layer 234 may be deposited by, for example, a spin-on process.
- An ashing process may then be performed on the device 200 removing a portion of the BCP layer 234 and forming BCP caps 240 in the openings 232 , as shown in FIG. 5 .
- the device 200 may be thermally baked. The thermal bake may allow for the BCP caps to separate into a first material 242 and a second material 244 , as shown in FIG. 6 .
- the second material 244 may line the side walls of the at least one opening 232 and the first material 242 may be positioned between the second material 244 .
- the first material 242 may be, for example, polymethyl methacrylate (PMMA), and the second material 244 may be, for example, polystyrene (PS).
- PMMA 242 may be removed by, for example, wet etching or exposure and wet etching, to form at least one opening 246 between the PS material 244 , as shown in FIG. 7 .
- a full etch may be performed to form openings 248 , 250 , 252 .
- the openings 248 , 250 may be, for example, at least one trench or trench opening, and the at least one opening 252 may be, for example, at least one via or via opening.
- the at least one via opening 252 may be, for example, etched down to contact at least one contact opening 206 .
- the metal hard mask layer 214 may be stripped, as shown in FIG. 9 .
- the metal hard mask layer 214 may be stripped by, for example, a wet clean, such as EKC to remove any of the remaining metal hard mask layer 214 .
- a metal deposition process may then be performed to deposit at least one metal layer 254 into the trench openings 248 , 250 and via openings 252 , as shown in FIG. 10 .
- the metal deposition process may be any suitable metal deposition process known in the art.
- the metal deposition process may include depositing a barrier layer (not shown) over the device 200 and into the trench openings 248 , 250 and via openings 252 .
- the metal deposition process may include depositing a seed layer (not shown) over the barrier layer (not shown).
- the trench openings 248 , 250 and via openings 252 may be filled with a layer of conductive contact material 254 based on a substantially “bottom-up” deposition process well known to those skilled in the art, such as, a suitably designed electrochemical plating (ECP) process and the like, thereby reducing the likelihood of voids formed and/or trapped in the finished trenches and vias 256 , 258 .
- the finished trenches and vias 256 , 258 are shown in FIGS. 11 and 12 after a CMP is performed.
- a cross-section of the device 200 in the non-self-aligned via direction is shown in FIG. 11 and a cross-section of the device 200 in the self-aligned via direction is shown in FIG. 12 .
- a method or device that “comprises”, “has”, “includes” or “contains” one or more steps or elements possesses those one or more steps or elements, but is not limited to possessing only those one or more steps or elements.
- a step of a method or an element of a device that “comprises”, “has”, “includes” or “contains” one or more features possesses those one or more features, but is not limited to possessing only those one or more features.
- a device or structure that is configured in a certain way is configured in at least that way, but may also be configured in ways that are not listed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- The present invention relates to semiconductor devices and methods of fabricating semiconductor devices, and more particularly, to methods and devices for back end of line via formation.
- As semiconductor devices continue to decrease in size, the size of trenches and vias continue to decrease. With smaller trenches and vias the semiconductor devices may experience via bowing and time dependent dielectric breakdown resulting in, for example, via to metal shorts and lower resolution and uniformity. The shorts and dielectric breakdown may decrease the device yield and reliability and also increase defectivity. Thus, new devices and methods for shrinking the critical dimension of back end of line via formation is needed.
- The shortcomings of the prior art are overcome and additional advantages are provided through the provision, in one aspect, a method includes obtaining a wafer with a substrate and at least one contact in the substrate; depositing at least one lithography stack over the substrate; performing lithography to pattern at least one via opening; depositing a block co-polymer coating over the wafer into the at least one via opening; performing an ashing to remove excess block co-polymer material and form block co-polymer caps; and performing a thermal bake to separate the block co-polymer caps into a first material and a second material.
- In another aspect, an intermediate semiconductor device is provided which includes, for instance: a substrate; at least one first contact in the substrate; at least one second contact in the substrate; and at least one block co-polymer cap aligned with the at least one second contact.
- Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention.
- One or more aspects of the present invention are particularly pointed out and distinctly claimed as examples in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 depicts one embodiment of a method to shrink back end of line via critical dimension formation, in accordance with one or more aspects of the present invention; -
FIG. 2 depicts a cross-sectional elevation view of one embodiment of an integrated circuit with at least one lithography stack over the intermediate semiconductor device, in accordance with one or more aspects of the present invention; -
FIG. 3 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 2 after performing lithography to pattern at least one via, in accordance with one or more aspects of the present invention; -
FIG. 4 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 3 after etching to pattern the at least one via and depositing a block co-polymer (BCP) over the intermediate semiconductor device, in accordance with one or more aspects of the present invention; -
FIG. 5 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 4 after performing an ashing to remove the excess BCP material, in accordance with one or more aspects of the present invention; -
FIG. 6 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 5 after performing a thermal bake to the intermediate semiconductor device to separate the BCP material into polymethyl methacrylate (PMMA) and polystyrene (PS), in accordance with one or more aspects of the present invention; -
FIG. 7 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 6 after removing the PMMA from the intermediate semiconductor device, in accordance with one or more aspects of the present invention; -
FIG. 8 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 7 after performing a full etch to open the at least one trench and at least one via, in accordance with one or more aspects of the present invention; -
FIG. 9 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 8 after stripping the hard mask layer, in accordance with one or more aspects of the present invention; -
FIG. 10 depicts the cross-sectional elevation view of the semiconductor device ofFIG. 9 after performing a barrier deposition, a seed deposition, and metal plating, in accordance with one or more aspects of the present invention; -
FIG. 11 depicts a first cross-sectional elevation view of the semiconductor device ofFIG. 10 after performing a chemical mechanical planarization (CMP), in accordance with one or more aspects of the present invention; and -
FIG. 12 depicts a second cross-sectional elevation view of the semiconductor device ofFIG. 10 after performing a CMP, in accordance with one or more aspects of the present invention. - Aspects of the present invention and certain features, advantages, and details thereof, are explained more fully below with reference to the non-limiting embodiments illustrated in the accompanying drawings. Descriptions of well-known materials, fabrication tools, processing techniques, etc., are omitted so as to not unnecessarily obscure the invention in detail. It should be understood, however, that the detailed description and the specific examples, while indicating embodiments of the invention, are given by way of illustration only, and are not by way of limitation. Various substitutions, modifications, additions and/or arrangements within the spirit and/or scope of the underlying inventive concepts will be apparent to those skilled in the art from this disclosure. Note also that reference is made below to the drawings, which are not drawn to scale for ease of understanding, wherein the same reference numbers used throughout different figures designate the same or similar components.
- Generally stated, disclosed herein are certain semiconductor devices, for example, field-effect transistors (FETs), which provide advantages over the above noted, existing semiconductor devices and fabrication processes. Advantageously, the semiconductor device fabrication processes disclosed herein provide for devices with improved yield, defectivity, and reliability.
- In one aspect, in one embodiment, as shown in
FIG. 1 , the semiconductor device formation process in accordance with one or more aspects of the present invention may include, for instance: obtaining asemiconductor device 100; performing lithography to pattern at least one via opening 110; depositing a block co-polymer coating over thesemiconductor device 120; performing an ashing to remove excessblock co-polymer material 130; performing a thermal bake to the device to separate the PMMA andPS 140; etching to remove the PMMA 150; performing a full etch to open the at least one trench opening and the at least one viaopening 160; removing ahard mask layer 170; and depositing at least one metal layer over thesemiconductor device 180. -
FIGS. 2-12 depict, by way of example only, a detailed embodiment of a portion of a semiconductor device formation process ofFIG. 1 and an intermediate semiconductor device, in accordance with one or more aspects of the present invention. Note again that these figures are not drawn to scale in order to facilitate understanding of the invention, and that the same reference numerals used throughout different figures designate the same or similar elements. - One detailed embodiment of a portion of the semiconductor device formation process of
FIG. 1 is depicted, by way of example only, inFIGS. 2-12 .FIG. 2 shows a portion of asemiconductor device 200 obtained during the fabrication process. Thedevice 200 may have been processed through initial device processing steps in accordance with the design of thedevice 200 being fabricated, for example, thedevice 200 may include, for example, asubstrate 202 with at least onefirst contact 204 and at least onesecond contact 206. Thedevice 200 may also include at least one isolation region (not shown), at least one fin (not shown), source regions (not shown), drain regions (not shown) and the like. Thesubstrate 202 may in some embodiments have or be a substantially crystalline substrate material (i.e., bulk silicon), whereas in other embodiments,substrate 202 may be formed on the basis of a silicon-on-insulator (SOI) architecture. The at least onecontact openings device 200 may also include aninsulation layer 208 deposited over thesubstrate 202. Theinsulation layer 208 may be, for example, a nitrogen-doped silicon carbide, such as NBLoK. Thedevice 200 may further include an interlayer dielectric (ILD)layer 210 deposited over theinsulation layer 208. TheILD layer 210 may be, for example, carbon doped oxide dielectric, such as, SiCOH (C-doped Si—O k=2.0-2.7), and the like, or a combination of these commonly used dielectric materials. - Next, as also shown in
FIG. 2 , a first dielectrichard mask layer 212 may be deposited over thedevice 200. The first dielectrichard mask layer 212 may be, for example, a dielectric hard mask layer, such as, silicon oxynitride (SiON), tetraethyl orthosilicate (TEOS), or silicon dioxide (SiO2). Ahard mask layer 214 may then be deposited over thedevice 200 and thehard mask layer 214 may be, for example, a metalhard mask layer 214, such as, titanium nitride (TiN) and tantalum nitride (TaN). A second dielectrichard mask layer 216 may then be deposited over the metalhard mask layer 214. The second dielectrichard mask layer 216 may be, for example, a dielectric hard mask layer, such as, SiON, TEOS, or SiO2. The first and second dielectrichard masks hard masks ILD layer 210, such as silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide (SiC), silicon carbonitride (SiCN), and the like. The dielectrichard masks contacts - Then, lithography may be performed to pattern at least one first opening 218 and at least one second opening 220, as shown in
FIG. 2 . The lithography may be performed by known methods including applying a lithography stack (not shown) over thedevice 200, patterning the lithography stack (not shown) and then etching into the seconddielectric layer 216 and thehard mask layer 214 to form theopenings openings device 200. The second lithography stack may include a spin-on-hardmask (SOH)layer 222, a thirddielectric layer 224, a bottom anti-reflection coating (BARC)layer 226, and aphotoresist layer 228. TheSOH layer 222 may be deposited over thedevice 200 filling theopenings dielectric layer 224 may be deposited over theSOH layer 222 and may be, for example, a SiON layer or a silicon-containing anti-reflective coating (Si-ARC) layer. - Next, as shown in
FIGS. 3 and 4 , lithography may be performed topattern openings 230 in thephotoresist layer 228. Thedevice 200 may then be etched to form at least one via or viaopening 232 through theBARC layer 226, the thirddielectric layer 224, theSOH layer 222, thesecond dielectric layer 216, thehard mask layer 214, thefirst dielectric layer 212 and into theILD layer 210. Once the at least oneopening 232 is formed any remaining portion of the second lithography stack may be removed from thedevice 200. A portion of theSOH layer 222 may also be removed, as shown inFIG. 4 . Next, as also shown inFIG. 4 , a block co-polymer (BCP)layer 234 may be deposited over thedevice 200. TheBCP layer 234 may be deposited by, for example, a spin-on process. - An ashing process may then be performed on the
device 200 removing a portion of theBCP layer 234 and forming BCP caps 240 in theopenings 232, as shown inFIG. 5 . Next, thedevice 200 may be thermally baked. The thermal bake may allow for the BCP caps to separate into afirst material 242 and asecond material 244, as shown inFIG. 6 . Thesecond material 244 may line the side walls of the at least oneopening 232 and thefirst material 242 may be positioned between thesecond material 244. Thefirst material 242 may be, for example, polymethyl methacrylate (PMMA), and thesecond material 244 may be, for example, polystyrene (PS). Then, thePMMA 242 may be removed by, for example, wet etching or exposure and wet etching, to form at least oneopening 246 between thePS material 244, as shown inFIG. 7 . - As shown in
FIG. 8 , once the at least oneopening 246 is formed, a full etch may be performed to formopenings openings opening 252 may be, for example, at least one via or via opening. The at least one viaopening 252 may be, for example, etched down to contact at least onecontact opening 206. After theopenings hard mask layer 214 may be stripped, as shown inFIG. 9 . The metalhard mask layer 214 may be stripped by, for example, a wet clean, such as EKC to remove any of the remaining metalhard mask layer 214. - A metal deposition process may then be performed to deposit at least one
metal layer 254 into thetrench openings openings 252, as shown inFIG. 10 . The metal deposition process may be any suitable metal deposition process known in the art. For example, the metal deposition process may include depositing a barrier layer (not shown) over thedevice 200 and into thetrench openings openings 252. Next, the metal deposition process may include depositing a seed layer (not shown) over the barrier layer (not shown). Then, thetrench openings openings 252 may be filled with a layer ofconductive contact material 254 based on a substantially “bottom-up” deposition process well known to those skilled in the art, such as, a suitably designed electrochemical plating (ECP) process and the like, thereby reducing the likelihood of voids formed and/or trapped in the finished trenches and vias 256, 258. The finished trenches and vias 256, 258 are shown inFIGS. 11 and 12 after a CMP is performed. A cross-section of thedevice 200 in the non-self-aligned via direction is shown inFIG. 11 and a cross-section of thedevice 200 in the self-aligned via direction is shown inFIG. 12 . - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprise” (and any form of comprise, such as “comprises” and “comprising”), “have” (and any form of have, such as “has” and “having”), “include” (and any form of include, such as “includes” and “including”), and “contain” (and any form contain, such as “contains” and “containing”) are open-ended linking verbs. As a result, a method or device that “comprises”, “has”, “includes” or “contains” one or more steps or elements possesses those one or more steps or elements, but is not limited to possessing only those one or more steps or elements. Likewise, a step of a method or an element of a device that “comprises”, “has”, “includes” or “contains” one or more features possesses those one or more features, but is not limited to possessing only those one or more features. Furthermore, a device or structure that is configured in a certain way is configured in at least that way, but may also be configured in ways that are not listed.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below, if any, are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiments were chosen and described in order to best explain the principles of one or more aspects of the invention and the practical application, and to enable others of ordinary skill in the art to understand one or more aspects of the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/978,650 US9691654B1 (en) | 2015-12-22 | 2015-12-22 | Methods and devices for back end of line via formation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/978,650 US9691654B1 (en) | 2015-12-22 | 2015-12-22 | Methods and devices for back end of line via formation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170178953A1 true US20170178953A1 (en) | 2017-06-22 |
US9691654B1 US9691654B1 (en) | 2017-06-27 |
Family
ID=59066366
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/978,650 Expired - Fee Related US9691654B1 (en) | 2015-12-22 | 2015-12-22 | Methods and devices for back end of line via formation |
Country Status (1)
Country | Link |
---|---|
US (1) | US9691654B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109786319A (en) * | 2017-11-13 | 2019-05-21 | 格芯公司 | FDSOI semiconductor device and manufacturing method with contact enhancement layer |
US10707117B2 (en) * | 2017-12-11 | 2020-07-07 | Semiconductor Manufacturing (Shanghai) International Corporation | Interconnection structure and method for manufacturing same |
US10957588B2 (en) | 2015-09-02 | 2021-03-23 | International Business Machines Corporation | Chamferless via structures |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6960839B2 (en) | 2017-12-13 | 2021-11-05 | 東京エレクトロン株式会社 | Manufacturing method of semiconductor devices |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5972862A (en) * | 1996-08-09 | 1999-10-26 | Mitsubishi Gas Chemical | Cleaning liquid for semiconductor devices |
US20020072016A1 (en) * | 2000-12-13 | 2002-06-13 | Applied Materials, Inc. | Substrate cleaning apparatus and method |
US20020098676A1 (en) * | 2001-01-24 | 2002-07-25 | Ning Xian J. | Metal hard mask for ild rie processing of semiconductor memory devices to prevent oxidation of conductive lines |
US20080093743A1 (en) * | 2006-10-19 | 2008-04-24 | International Business Machines Corporation | Sub-lithographic nano interconnect structures, and method for forming same |
US20090236309A1 (en) * | 2008-03-21 | 2009-09-24 | Millward Dan B | Thermal Anneal of Block Copolymer Films with Top Interface Constrained to Wet Both Blocks with Equal Preference |
US20120329273A1 (en) * | 2010-01-27 | 2012-12-27 | International Business Machines Corporation | Homogeneous porous low dielectric constant materials |
US20130005147A1 (en) * | 2011-06-28 | 2013-01-03 | International Business Machines Corporation | Method of reducing critical dimension process bias differences between narrow and wide damascene wires |
-
2015
- 2015-12-22 US US14/978,650 patent/US9691654B1/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5972862A (en) * | 1996-08-09 | 1999-10-26 | Mitsubishi Gas Chemical | Cleaning liquid for semiconductor devices |
US20020072016A1 (en) * | 2000-12-13 | 2002-06-13 | Applied Materials, Inc. | Substrate cleaning apparatus and method |
US20020098676A1 (en) * | 2001-01-24 | 2002-07-25 | Ning Xian J. | Metal hard mask for ild rie processing of semiconductor memory devices to prevent oxidation of conductive lines |
US20080093743A1 (en) * | 2006-10-19 | 2008-04-24 | International Business Machines Corporation | Sub-lithographic nano interconnect structures, and method for forming same |
US20090236309A1 (en) * | 2008-03-21 | 2009-09-24 | Millward Dan B | Thermal Anneal of Block Copolymer Films with Top Interface Constrained to Wet Both Blocks with Equal Preference |
US20120329273A1 (en) * | 2010-01-27 | 2012-12-27 | International Business Machines Corporation | Homogeneous porous low dielectric constant materials |
US20130005147A1 (en) * | 2011-06-28 | 2013-01-03 | International Business Machines Corporation | Method of reducing critical dimension process bias differences between narrow and wide damascene wires |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10957588B2 (en) | 2015-09-02 | 2021-03-23 | International Business Machines Corporation | Chamferless via structures |
CN109786319A (en) * | 2017-11-13 | 2019-05-21 | 格芯公司 | FDSOI semiconductor device and manufacturing method with contact enhancement layer |
US10707117B2 (en) * | 2017-12-11 | 2020-07-07 | Semiconductor Manufacturing (Shanghai) International Corporation | Interconnection structure and method for manufacturing same |
Also Published As
Publication number | Publication date |
---|---|
US9691654B1 (en) | 2017-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10468407B2 (en) | Fin field effect transistor (FinFET) device structure with uneven gate structure | |
US9679985B1 (en) | Devices and methods of improving device performance through gate cut last process | |
US10727068B2 (en) | Method for manufacturing semiconductor structure with mask structure | |
US20180337113A1 (en) | Semiconductor Device with Multi Level Interconnects and Method of Forming the Same | |
US20180151560A1 (en) | Contact Structure and Method of Fabricating the Same | |
KR101976916B1 (en) | Semiconductor device and method | |
US20120129331A1 (en) | Methods of fabricating a semiconductor device including metal gate electrodes | |
TWI828622B (en) | Fin field effect transistor (finfet) device structures and methods for forming the same | |
US9691654B1 (en) | Methods and devices for back end of line via formation | |
US20170186688A1 (en) | Methods and devices for metal filling processes | |
US9443944B2 (en) | Integrated circuits with middle of line capacitance reduction in self-aligned contact process flow and fabrication methods | |
US9831132B2 (en) | Methods for forming fin structures | |
CN107424922B (en) | Apparatus and method for forming cross-coupled contacts | |
US9443738B2 (en) | Integrated circuits with middle of line capacitance reduction in self-aligned contact process flow and fabrication methods | |
US9385037B2 (en) | Semiconductor arrangement comprising metal cap and dielectric layer defining air gap | |
US9673200B2 (en) | Semiconductor device structure and method of manufacturing the same | |
US10170353B2 (en) | Devices and methods for dynamically tunable biasing to backplates and wells | |
US10340177B2 (en) | Devices and methods of reducing damage during BEOL M1 integration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, SUNIL KUMAR;MEHTA, SOHAN SINGH;SRIVASTAVA, RAVI PRAKASH;SIGNING DATES FROM 20151221 TO 20151222;REEL/FRAME:037352/0078 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210627 |