US20170117408A1 - A metal-oxide field effect transistor having an oxide region within a lightly doped drain region - Google Patents
A metal-oxide field effect transistor having an oxide region within a lightly doped drain region Download PDFInfo
- Publication number
- US20170117408A1 US20170117408A1 US14/920,426 US201514920426A US2017117408A1 US 20170117408 A1 US20170117408 A1 US 20170117408A1 US 201514920426 A US201514920426 A US 201514920426A US 2017117408 A1 US2017117408 A1 US 2017117408A1
- Authority
- US
- United States
- Prior art keywords
- region
- drain region
- lightly doped
- oxide
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title description 3
- 229910044991 metal oxide Inorganic materials 0.000 title 1
- 150000004706 metal oxides Chemical class 0.000 title 1
- 238000000034 method Methods 0.000 claims abstract description 97
- 239000004065 semiconductor Substances 0.000 claims abstract description 62
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 230000008569 process Effects 0.000 claims description 78
- 125000006850 spacer group Chemical group 0.000 claims description 13
- 229910052760 oxygen Inorganic materials 0.000 claims description 12
- 239000001301 oxygen Substances 0.000 claims description 12
- 238000005468 ion implantation Methods 0.000 claims description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 7
- 238000000137 annealing Methods 0.000 claims description 5
- -1 oxygen ions Chemical class 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 230000003647 oxidation Effects 0.000 abstract 1
- 238000007254 oxidation reaction Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 description 22
- 229920002120 photoresistant polymer Polymers 0.000 description 22
- 238000002513 implantation Methods 0.000 description 14
- 238000005530 etching Methods 0.000 description 11
- 230000000694 effects Effects 0.000 description 8
- 238000001020 plasma etching Methods 0.000 description 8
- 238000004380 ashing Methods 0.000 description 6
- 238000004140 cleaning Methods 0.000 description 5
- 230000005684 electric field Effects 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910008062 Si-SiO2 Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910006403 Si—SiO2 Inorganic materials 0.000 description 1
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- MJGARAGQACZIPN-UHFFFAOYSA-N aluminum hafnium(4+) oxygen(2-) Chemical compound [O--].[O--].[Al+3].[Hf+4] MJGARAGQACZIPN-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- ZQXQADNTSSMHJI-UHFFFAOYSA-N hafnium(4+) oxygen(2-) tantalum(5+) Chemical compound [O-2].[Ta+5].[Hf+4] ZQXQADNTSSMHJI-UHFFFAOYSA-N 0.000 description 1
- KQHQLIAOAVMAOW-UHFFFAOYSA-N hafnium(4+) oxygen(2-) zirconium(4+) Chemical compound [O--].[O--].[O--].[O--].[Zr+4].[Hf+4] KQHQLIAOAVMAOW-UHFFFAOYSA-N 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- KUVFGOLWQIXGBP-UHFFFAOYSA-N hafnium(4+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Hf+4] KUVFGOLWQIXGBP-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000005979 thermal decomposition reaction Methods 0.000 description 1
- 238000002207 thermal evaporation Methods 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02694—Controlling the interface between substrate and epitaxial layer, e.g. by ion implantation followed by annealing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
Abstract
A semiconductor device and a method for manufacturing the same are provided. A semiconductor device includes a semiconductor substrate and a gate structure formed on the semiconductor substrate. A source region and a drain region are disposed on opposite sides of the gate structure on the semiconductor substrate. A lightly-doped drain region is adjacent to a side of the drain region close to the gate structure, and a lightly-doped source region is adjacent to a side of the source region close to the gate structure. An oxidation region is disposed in the lightly-doped drain region. A trench extends from the surface of the semiconductor substrate to the drain region. A source electrode is disposed on the source region, and the drain electrode has a first portion disposed on the drain region and a second portion disposed in the trench.
Description
- Field of the Invention
- The invention relates to a semiconductor device and method for fabricating the same, and in particular to a semiconductor device with a metal-oxide-semiconductor field effect transistor and method for fabricating the same.
- Description of the Related Art
- In the semiconductor process of a metal-oxide-semiconductor field effect transistor (MOSFET), there are electrons in an electric field because they are attracted by the positive electric potential, and the electrons will gain kinetic energy and become accelerated. For example, when the channel length of the MOSFET decreases, if the applied voltage stays unchanged, the lateral electric field in the channel will increase. As a result, after being accelerated by the lateral electric field, the energy of the electrons will increase greatly. Because the energy of the electrons accelerated by the lateral electric field is greater than that of the electrons in a state of thermal equilibrium, the electrons with more energy may be regarded as hot carriers. Hot carriers may cause impact ionization, particularly in the region where the channel connects to the drain region. When the energy of the hot carriers is greater than the energy barrier between the channel and the gate dielectric layer (Si—SiO2), the ionized electrons/holes impacted by the hot carriers may be injected into the gate electrode and cause a hot carrier injection (HCI) effect. While experiencing the HCI effect, the electrical properties of the device may be unstable, leading to the electrical properties of the device having a decreased reliability level.
- In general, with conventional processing, the electric field of the region where the channel connects to the drain region is decreased by a lightly-doped drain being disposed so as to reduce the HCI effect. However, the HCI effect becomes worse as the driving current gets larger due to scaling-down of the size of transistor devices, and so a new method of processing is needed to reduce the HCI effect.
- An embodiment of the invention provides a semiconductor device, comprising a semiconductor substrate. A gate structure is disposed on the semiconductor substrate. A source region and a drain region are disposed on opposite sides of the gate structure on the semiconductor substrate. A lightly doped drain region is adjacent to a side of the drain region close to the gate structure. A lightly doped source region is adjacent to a side of the source region close to the gate structure. An oxide region is disposed in the lightly doped drain region. A trench extends from the surface of the semiconductor substrate into the drain region. A source electrode is disposed on the source region, and a drain electrode has a first portion disposed on the drain region and a second portion disposed in the trench.
- An embodiment of the invention provides a method for fabricating a semiconductor device, the method comprising: providing a semiconductor substrate; forming a gate structure on the semiconductor substrate; forming a lightly doped source region and a lightly doped drain region on opposite sides of the gate structure on the semiconductor substrate; forming a source region and a drain region adjacent to the lightly doped source region and the lightly doped drain region, respectively; forming an oxide region in the lightly doped drain region; forming a trench extending from the surface of the semiconductor substrate into the drain region; forming a source electrode on the source region; and forming a drain electrode with a first portion disposed on the drain region and a second portion disposed in the trench.
- A detailed description is given in the following embodiments with reference to the accompanying drawings.
- The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIG. 1 illustrates a process flow diagram of fabricating a semiconductor device according to an exemplary embodiment of the invention. -
FIG. 2 illustrates a gate dielectric layer disposed on a semiconductor substrate according to an exemplary embodiment of the invention. -
FIG. 3 illustrates a gate electrode disposed on the gate dielectric layer according to an exemplary embodiment of the invention. -
FIG. 4 illustrates etching a gate dielectric layer to form a gate structure according to an exemplary embodiment of the invention. -
FIG. 5 illustrates a lightly-doped implantation process performed to form a lightly-doped source region and a lightly-doped drain region according to an exemplary embodiment of the invention. -
FIG. 6 illustrates an oxygen ion implantation process performed on the lightly-doped drain region according to an exemplary embodiment of the invention. -
FIG. 7 illustrates a pair of disposed spacers performing a heavily-doped implantation process to form a source region and a drain region according to an exemplary embodiment of the invention. -
FIG. 8 illustrates an annealing process on the oxygen ions performed in the lightly-doped drain region to form an oxide region according to an exemplary embodiment of the invention. -
FIG. 9 illustrates a trench in the drain region formed according to an exemplary embodiment of the invention. -
FIG. 10 illustrates a source electrode and a drain electrode formed according to an exemplary embodiment of the invention. - The semiconductor device of the present disclosure is described in detail in the following description. In the following detailed description, for purposes of explanation, numerous specific details and embodiments are set forth in order to provide a thorough understanding of the present disclosure. The specific elements and configurations described in the following detailed description are set forth in order to clearly describe the present disclosure. It will be apparent, however, that the exemplary embodiments set forth herein are merely for the purpose of illustration, and the inventive concept may be embodied in various forms without being limited to those exemplary embodiments. In addition, the drawings of different embodiments may use like and/or corresponding numerals to denote like and/or corresponding elements in order to clearly describe the present disclosure. However, the like and/or corresponding numerals in the drawings of different embodiments do not suggest any correlation between different embodiments. In addition, in this specification, expressions such as “first material layer disposed on/over a second material layer”, may indicate not only the direct contact of the first material layer and the second material layer, but also, a non-contact state with one or more intermediate layers between the first material layer and the second material layer. In the above situation, the first material layer may not directly contact the second material layer.
- In addition, in this specification, relative expressions are used. For example, “lower”, “bottom”, “higher” or “top” are used to describe the position of one element relative to another. It should be appreciated that if a device is flipped upside down, an element at a “lower” side will become an element at a “higher” side.
- The terms “about” and “substantially” typically mean +/−20% of the stated value, more typically +/−10% of the stated value and even more typically +/−5% of the stated value. The stated value of the present disclosure is an approximate value. When there is no specific description, the stated value includes the meaning of “about” or “substantially”.
- Referring to the process flow diagram as shown in
FIG. 1 , and with reference to the cross-sectional views as shown inFIGS. 2-10 at the same time,FIG. 1 illustrates a formation method of asemiconductor device 200 according to some embodiments, andFIGS. 2-10 illustrate one or more structures formed in different intermediate process steps. - At 102, a gate
dielectric layer 204 is formed on asemiconductor substrate 202, as shown inFIG. 2 . According to some embodiments, thesemiconductor substrate 202 includes at least one of an epitaxial layer, a bulk substrate, a silicon-on-insulator (SOI) structure, a wafer, and a die formed from a wafer. In an embodiment, thesemiconductor substrate 202 is a p-type semiconductor substrate. In some embodiments, the gatedielectric layer 204 includes dielectric material such as silicon oxide, silicon oxynitride, high-k material, other suitable material, and/or a combination thereof. High-k materials include hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium tantalum oxide, hafnium titanium oxide, hafnium zirconium oxide, zirconium oxide, aluminum oxide, hafnium oxide-aluminum oxide alloy, and/or combination thereof, or a similar material. The gatedielectric layer 204 may deposited by a low pressure chemical vapor deposition (LPCVD) process, a low temperature chemical vapor deposition (LTCVD) process, a rapid thermal chemical vapor deposition (RTCVD) process, a plasma enhanced chemical vapor deposition (PECVD) process, an atomic layer deposition (ALD) process, or another suitable method. - At 104, a gate electrode layer is formed on the gate
dielectric layer 204, wherein the gate electrode layer may include doped polysilicon, metal material and metal silicide. The material of the gate electrode layer may be formed by a CVD process, sputtering process, resistor thermal evaporation process, electron beam (EB) evaporation process, or another suitable deposition method. For example, in an embodiment, amorphous silicon conductive material or polysilicon conductive material is fabricated by an LPCVD process. Subsequently, the gate electrode layer is patterned to form a gate electrode 206 (which is not illustrated inFIG. 2 but is illustrated inFIG. 3 ). In some embodiments, a photoresist material is coated on the gate electrode layer, and then the photoresist material is defined by a desired pattern by a photolithography process. A developer is then applied to the exposed photoresist to take advantage of the physical changes and selectively remove either the exposed portion of the photoresist or the unexposed portion of the photoresist, depending upon the desired pattern, so as to expose a portion of the gate electrode layer. Then, the photoresist is used as an etching mask, and the exposed portion of the gate electrode layer is etched by an etching process until the gatedielectric layer 204 is exposed, as shown inFIG. 3 . In some embodiments, the etching process may be a wet etching process, dry etching process, plasma etching process, reactive ion etching (RIE) process, or a similar process. - Subsequently, the photoresist on the
gate electrode 206 is removed, in some embodiments, the photoresist may be removed utilizing, e.g., an ashing process, whereby the temperature of the photoresist is raised until the photoresist experiences a thermal decomposition and may be easily removed. However, any other suitable removal process may alternatively be utilized. Once the ashing process has been performed, the structure may be cleaned by a cleaning process in order to assist in the removal of the photoresist. In an embodiment, the cleaning process may include dipping thesemiconductor device 200 into an etchant in order to ensure that any remaining portions of the photoresist are removed from thesemiconductor device 200 prior to subsequent processing. For example, thesemiconductor device 200 may be dipped into an etchant such as HF for between about 10 seconds and about 30 seconds, such as about 20 seconds. - Then, the
gate electrode 206 is used as an etching mask, and an etching process is performed to etch the exposedgate dielectric layer 204. In some embodiments, the etching process may be a wet etching process, dry etching process, plasma etching process, reactive ion etching (RIE) process, or a similar process. As a result, a patternedgate dielectric layer 204 and thegate electrode 206 disposed thereon are formed. The patternedgate dielectric layer 204 and thegate electrode 206 disposed thereon may be regarded as agate structure 208, as shown inFIG. 4 . - At 104, a lightly-doped
drain region 210 a and a lightly-dopedsource region 210 b are disposed on opposite sides of the gate structure on the semiconductor substrate, as shown inFIG. 5 . In this embodiment, thegate structure 208 is used as mask, and a lightly-dopedimplantation process 209 is performed to form the lightly-dopeddrain region 210 a and the lightly-dopedsource region 210 b adjacent to two sides of thegate structure 208 respectively. In some embodiments, the dose of the lightly-dopedimplantation process 209 is between about 1×1013 cm−2 to 8×1013 cm−2. In some embodiments, phosphorus, arsenic, or a similar material may be utilized as the material in the lightly-dopedimplantation process 209. In this embodiment, after using thegate structure 208 as a mask and performing the lightly-dopedimplantation process 209, the lightly-dopeddrain region 210 a and the lightly-dopedsource region 210 b are formed in the semiconductor substrate and adjacent to two respective sides of the gate structure, as shown inFIG. 5 . - At 106, an oxygen
ion implantation process 211 is performed on the lightly-dopeddrain region 210 a, as shown inFIG. 5 . In some embodiments, a photoresist (not illustrated) is coated onto thesemiconductor device 200, and then a desired pattern is defined by a photolithography process. A developer is then applied to the exposed photoresist to take advantage of the physical changes and selectively remove either the exposed portion of the photoresist or the unexposed portion of the photoresist, depending upon the desired pattern, so as to form an opening to expose a portion of the lightly-dopeddrain region 210 a. In this embodiment, the opening is on the lightly-dopeddrain region 210 a and it approaches thegate structure 208. Then, the photoresist is used as a mask, and the oxygenion implantation process 211 is performed. The oxygenion implantation process 211 is an ion implantation process by using oxygen ions as an implantation material, and the oxygen ions are implanted into the lightly-dopeddrain region 210 a as shown inFIG. 6 , wherein the dose of the oxygenion implantation process 211 is between about 1×1018 cm−2 and 5×1018 cm−2. Subsequently, an ashing process and a cleaning process are performed to remove the remaining photoresist on thesemiconductor device 200. The ashing process and the cleaning process have the same meaning as in the preceding paragraph and will not be repeated for the sake of brevity. - At 108, a pair of
spacers 212 is formed on sidewalls of thegate structure 208, as shown inFIG. 7 . At first, an insulating layer (not illustrated) is conformally formed on thesemiconductor device 200 covering thegate structure 208 and thesemiconductor substrate 202. In some embodiments, the insulating layer may include silicon oxide, silicon nitride, a combination thereof, or a similar material. The insulating layer may be formed by LPCVD, LTCVD, rapid thermal CVD, PECVD, ALD, or another suitable method. Using thesemiconductor substrate 202 as an etching stop layer, an isotropic etching process, such as plasma etching or RIE, is then performed on the insulating layer to form a pair ofspacers 212, as shown inFIG. 7 . - At 110, a heavily doped
implantation process 213 is performed on thesemiconductor substrate 202, as shown inFIG. 7 . Once thespacers 212 have been formed, thegate structure 208 andspacers 212 are used as a mask, and the heavily dopedimplantation process 213 is performed on thesemiconductor substrate 202 at two sides of thegate structure 208 and thespacers 212 to form adrain region 214 a andsource region 214 b. In this embodiment, the oxygenion implantation process 211 is performed before thedrain region 214 a and thesource region 214 b are formed. In some embodiments, the dose of the heavily dopedimplantation process 213 is between about 1×1014 cm−2 to 5×1015 cm−2. In this embodiment, phosphorus, arsenic, or a similar material may be utilized as the material in the heavily dopedimplantation process 213. After the heavily dopedimplantation process 213 is performed, thedrain region 214 a and thesource region 214 b are formed in thesemiconductor substrate 202, as shown inFIG. 8 . In this embodiment, because thespacers 212 are used as a mask, the lightly-dopeddrain region 210 a and the lightly-dopedsource region 210 b beneath the pair ofspacers 212 remain, without being doped by the heavily dopedimplantation process 213. After the heavily dopedimplantation process 213 is performed, the lightly-dopeddrain region 210 a is adjacent to the formeddrain region 214 a, and the lightly-dopedsource region 210 b is adjacent to the formedsource region 214 b. - At 112, an annealing process (not illustrated) is performed to activate the
drain region 214 a and thesource region 214 b and to let the oxygen ions form an oxide region, as shown inFIG. 8 . In some embodiments, the annealing process is performed at a temperature between about 800° C. to 1000° C., and for between about 30 minutes to 2 hours. In another embodiment, a rapid thermal annealing process is performed at a temperature between about 900° C. to 1100° C., and for about 1 minute. Once the annealing process has been performed, thedrain region 214 a and thesource region 214 b are activated and anoxide region 216 is formed in the lightly-dopeddrain region 210 a. In some embodiments, theoxide region 216 is correspondingly disposed beneath one of thespacers 212. In some embodiments, theoxide region 216 is fully enclosed by the lightly dopeddrain region 210 a. Therefore, during the operation of thesemiconductor device 200, the current flowing from the source region to the drain region may be bypassed while flowing past theoxide region 216 in the lightly-dopeddrain region 210 a to decease the current density, in order to prevent the HCI effect. The bypassing direction of the current is labeled with the arrow shown inFIG. 8 . - At 114, a
trench 218 is formed from a surface of thesemiconductor substrate 202 and extending into thedrain region 214 a, as shown inFIG. 9 . In this embodiment, a photoresist (not illustrated) is coated on thesemiconductor device 200, and a patterned photoresist is formed by performing a photolithography process. Then the patterned photoresist is used as a mask, and atrench 218 is formed in thedrain region 214 a by an etching process. Subsequently, an ashing process and a cleaning process are performed to remove the remaining photoresist on thesemiconductor device 200. The ashing process and the clean process have the same meaning as in the preceding paragraph and will not be repeated for the sake of brevity. - At 116, a
source electrode 220 and adrain electrode 222 are formed, as shown inFIG. 10 , wherein thedrain electrode 222 includes afirst portion 224 and asecond portion 226. Thesource electrode 220 is formed on thesource region 214 b, afirst portion 224 of thedrain electrode 222 is formed on thedrain region 214 a and asecond portion 226 of thedrain electrode 222 is formed in thetrench 218 by a photolithography process, a deposition process, and an etching process. In some embodiments, the top surface of thesecond portion 226 of thedrain electrode 222 is lower than the bottom surface of theoxide region 216 but higher than the bottom surface of the lightly-dopeddrain region 210 a. - As set forth, the
oxide region 216 in the lightly-dopeddrain region 210 a of the present invention may bypass the current flowing from the source to the drain. In addition, thefirst portion 224 of thedrain electrode 222 on thedrain region 214 a and thesecond portion 226 of thedrain electrode 222 in thetrench 218 may let the bypass current bypassed by theoxide region 216 in the lightly-dopeddrain region 210 a flow to thefirst portion 224 and thesecond portion 226 respectively to achieve the effect of bypassing the current (as the arrow shows inFIG. 10 ) to further prevent the HCI effect. - Although some embodiments of the present disclosure and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, it will be readily understood by those skilled in the art that many of the features, functions, processes, and materials described herein may be varied while remaining within the scope of the present disclosure. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
- Although some embodiments of the present disclosure have been described in detail, it is to be understood that the invention is not limited to the disclosed embodiments. It will be apparent to those skilled in the art that various modifications and variations can be made to the disclosed embodiments. Therefore, it is intended that the specification and examples be considered as exemplary only, with the true scope of the disclosure being indicated by the following claims and their equivalents.
Claims (13)
1. A semiconductor device, comprising:
a semiconductor substrate;
a gate structure disposed on the semiconductor substrate;
a source region and a drain region disposed on opposite sides of the gate structure on the semiconductor substrate;
a lightly doped drain region adjacent to a side of the drain region adjacent to the gate structure;
a lightly doped source region adjacent to a side of the source region adjacent to the gate structure;
an oxide region disposed in the lightly doped drain region;
a trench extending from a surface of the semiconductor substrate into the drain region;
a source electrode disposed on the source region; and
a drain electrode having a first portion disposed on the drain region and a second portion disposed in the trench,
wherein a bottom surface of the second portion of the drain electrode is lower than a bottom surface of the lightly doped drain region.
2. The semiconductor device as claimed in claim 1 , wherein the oxide region is fully enclosed by the lightly doped drain region.
3. (canceled)
4. The semiconductor device as claimed in claim 1 , wherein a top surface of the second portion of the drain electrode is lower than a bottom surface of the oxide region, but higher than a bottom surface of the lightly doped drain region.
5. The semiconductor device as claimed in claim 1 , wherein the gate structure further comprises:
a gate dielectric layer disposed on the semiconductor substrate; and
a gate electrode disposed on the gate dielectric layer.
6. The semiconductor device as claimed in claim 1 , further comprising:
a pair of spacers disposed on sidewalls of the gate structure, and wherein the oxide region is correspondingly disposed beneath one of the pair of spacers.
7. A method for fabricating the semiconductor device of claim 1 , comprising:
providing the semiconductor substrate;
forming the gate structure on the semiconductor substrate;
forming the lightly doped source region and the lightly doped drain region on opposite sides of the gate structure on the semiconductor substrate;
forming the source region and the drain region adjacent to the lightly doped source region and the lightly doped drain region respectively;
forming the oxide region in the lightly doped drain region;
forming the trench extending from the surface of the semiconductor substrate into the drain region;
forming the source electrode on the source region; and
forming the drain electrode with the first portion disposed on the drain region and a second portion disposed in the trench.
8. The method as claimed in claim 7 , wherein the oxide region is fully enclosed by the lightly doped drain region.
9. (canceled)
10. The method as claimed in claim 7 , wherein a top surface of the second portion of the drain electrode is lower than a bottom surface of the oxide region, but higher than a bottom surface of the lightly doped drain region.
11. The method as claimed in claim 7 , wherein forming the gate structure further comprises:
forming a gate dielectric layer on the semiconductor substrate; and
forming a gate electrode on the gate dielectric layer.
12. The method as claimed in claim 7 , further comprising:
forming a pair of spacers on sidewalls of the gate structure, wherein the oxide region is correspondingly disposed beneath one of the pair of spacers.
13. The method as claimed in claim 7 , wherein forming the oxide region further comprises:
before forming the source region and the drain region, performing an oxygen ion implantation process to the lightly doped drain region; and
after forming the source region and the drain region, performing an annealing process so that oxygen ions in the lightly doped drain region form the oxide region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/920,426 US9614078B1 (en) | 2015-10-22 | 2015-10-22 | Metal-oxide field effect transistor having an oxide region within a lightly doped drain region |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/920,426 US9614078B1 (en) | 2015-10-22 | 2015-10-22 | Metal-oxide field effect transistor having an oxide region within a lightly doped drain region |
Publications (2)
Publication Number | Publication Date |
---|---|
US9614078B1 US9614078B1 (en) | 2017-04-04 |
US20170117408A1 true US20170117408A1 (en) | 2017-04-27 |
Family
ID=58419238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/920,426 Active US9614078B1 (en) | 2015-10-22 | 2015-10-22 | Metal-oxide field effect transistor having an oxide region within a lightly doped drain region |
Country Status (1)
Country | Link |
---|---|
US (1) | US9614078B1 (en) |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5382533A (en) | 1993-06-18 | 1995-01-17 | Micron Semiconductor, Inc. | Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection |
US5599726A (en) | 1995-12-04 | 1997-02-04 | Chartered Semiconductor Manufacturing Pte Ltd | Method of making a conductive spacer lightly doped drain (LDD) for hot carrier effect (HCE) control |
US5994192A (en) | 1998-05-29 | 1999-11-30 | Vanguard International Semiconductor Corporation | Compensation of the channel region critical dimension, after polycide gate, lightly doped source and drain oxidation procedure |
KR20010077099A (en) * | 2000-01-31 | 2001-08-17 | 윤종용 | MOS Transistor having a self aligned well bias structure and method for fabricating the same |
US8004038B2 (en) | 2006-05-22 | 2011-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Suppression of hot-carrier effects using double well for thin gate oxide LDMOS embedded in HV process |
JP4616856B2 (en) | 2007-03-27 | 2011-01-19 | 株式会社日立製作所 | Semiconductor device and manufacturing method of semiconductor device |
US8293611B2 (en) * | 2007-05-08 | 2012-10-23 | Micron Technology, Inc. | Implantation processes for straining transistor channels of semiconductor device structures and semiconductor devices with strained transistor channels |
US8004039B2 (en) * | 2009-07-31 | 2011-08-23 | Micrel, Inc. | Field effect transistor with trench-isolated drain |
JP5848680B2 (en) * | 2011-11-22 | 2016-01-27 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
-
2015
- 2015-10-22 US US14/920,426 patent/US9614078B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US9614078B1 (en) | 2017-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103855015B (en) | FinFET and manufacturing method thereof | |
US8120073B2 (en) | Trigate transistor having extended metal gate electrode | |
US7915167B2 (en) | Fabrication of channel wraparound gate structure for field-effect transistor | |
JP5404671B2 (en) | Semiconductor device | |
US9070759B2 (en) | Semiconductor device and method of making same | |
EP3242320A1 (en) | Finfet and fabrication method thereof | |
US9660054B2 (en) | Tunneling field effect transistor (TFET) with ultra shallow pockets formed by asymmetric ion implantation and method of making same | |
US9768027B2 (en) | FinFET having controlled dielectric region height | |
CN103872132A (en) | Metal-oxide-semiconductor transistor (MOS) and method of fabricating same | |
CN107516649B (en) | Semiconductor device and method for manufacturing the same | |
KR20110107852A (en) | Spacer and gate dielectric structure for programmable high-k/metal gate memory transistors integrated with logic transistors and method of forming the same | |
US20060170053A1 (en) | Accumulation mode multiple gate transistor | |
CN110571192A (en) | Semiconductor structure and forming method thereof | |
US20100244156A1 (en) | Methods for protecting gate stacks during fabrication of semiconductor devices and semiconductor devices fabricated from such methods | |
WO2017008331A1 (en) | Tft substrate structure and manufacturing method therefor | |
TW201829292A (en) | Semiconductor device | |
US20090286387A1 (en) | Modulation of Tantalum-Based Electrode Workfunction | |
US7569480B2 (en) | Semiconductor devices and methods of fabricating the same | |
US9171951B2 (en) | Multigate dual work function device and method for manufacturing same | |
CN107579108B (en) | Method for forming semiconductor structure | |
CN109216192B (en) | Semiconductor device and method of forming the same | |
US9614078B1 (en) | Metal-oxide field effect transistor having an oxide region within a lightly doped drain region | |
JP5784652B2 (en) | Semiconductor device | |
JP2010123669A (en) | Semiconductor device and method of manufacturing same | |
CN105633151B (en) | A kind of asymmetric FinFET structure and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION, Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHIH-HUNG;LEE, CHIA-HAO;LIAO, CHIH-CHERNG;REEL/FRAME:036871/0261 Effective date: 20151015 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |