US20170077047A1 - Electronic package and fabrication method thereof - Google Patents

Electronic package and fabrication method thereof Download PDF

Info

Publication number
US20170077047A1
US20170077047A1 US14/983,049 US201514983049A US2017077047A1 US 20170077047 A1 US20170077047 A1 US 20170077047A1 US 201514983049 A US201514983049 A US 201514983049A US 2017077047 A1 US2017077047 A1 US 2017077047A1
Authority
US
United States
Prior art keywords
encapsulant
package
electronic
electronic element
exposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/983,049
Inventor
Meng-Tsung Lee
Fu-Tang HUANG
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Assigned to SILICONWARE PRECISION INDUSTRIES CO., LTD. reassignment SILICONWARE PRECISION INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUANG, FU-TANG, LEE, MENG-TSUNG, MR.
Publication of US20170077047A1 publication Critical patent/US20170077047A1/en
Priority to US15/883,808 priority Critical patent/US10199331B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Definitions

  • the present invention relates to packaging processes, and more particularly, to an electronic package having an electronic element embedded therein and a fabrication method thereof.
  • PoP package on package
  • FO PoP fan out package on package
  • Such a packaging method allows merging of heterogeneous technologies in a system-in-package (SiP) so as to systematically integrate a plurality of electronic elements having different functions, such as a memory, a CPU (Central Processing Unit), a GPU (Graphics Processing Unit), an image application processor and so on, and therefore is applicable to various thin type electronic products.
  • SiP system-in-package
  • FIGS. 1A to 1F are schematic cross-sectional views showing a method for fabricating a semiconductor package 1 of a PoP structure according to the prior art.
  • a semiconductor element 10 such as a chip is disposed on a release layer 110 of a first carrier 11 , and then an encapsulant 13 is formed on the release layer 110 to encapsulate the semiconductor element 10 .
  • a second carrier 12 having a copper foil 120 is disposed on the encapsulant 13 .
  • the first carrier 11 and the release layer 110 are removed to expose the electronic element 10 and the encapsulant 13 .
  • a plurality of through holes 130 are formed by laser drilling in the encapsulant 13 around a periphery of the electronic element 10 .
  • a conductive material is filled in the through holes 130 to form a plurality of conductive posts 14 . Further, a plurality of redistribution layers (RDLs) 15 are formed on the encapsulant 13 and electrically connected to the conductive posts 14 and the electronic element 10 .
  • RDLs redistribution layers
  • the second carrier 12 is removed and a patterning process is performed on the copper foil 120 to form a circuit structure 16 . Then, a singulation process is performed to obtain an electronic package 1 .
  • the laser drilling process for forming the through holes 130 can easily destroy the copper foil 120 and consequently adversely affect the quality of the circuit structure 16 . Further, the laser drilling process is quite slow and time-consuming, especially when the number of the through holes is large. Furthermore, residue (generated from such as the encapsulant 13 or the copper material) easily accumulates on the bottom of the through holes 130 . Accordingly, a cleaning process is required before filling of the conductive material in the through holes 130 , thus increasing the number of fabrication steps and the fabrication cost.
  • the through holes 130 have a high aspect ratio, it will become difficult to completely remove the residue in the through holes 130 . As such, the electrical transmission performance of the conductive posts 14 may be adversely affected by the remaining residue.
  • the laser drilling process results in uneven wall surfaces of the through holes 130 .
  • the conductive material cannot be effectively attached to the wall surfaces of the through holes 130 and easily delaminates therefrom, thus reducing the product reliability of the semiconductor package 1 .
  • a laser beam used in the laser drilling process produces a heat affected zone. That is, if the position of the through holes 130 is close to the semiconductor element 10 , high heat from the laser beam will damage the semiconductor element 10 . Therefore, a certain distance must be kept between the conductive posts 14 and the semiconductor element 10 , thus hindering miniaturization of the semiconductor package 1 .
  • the present invention provides an electronic package, which comprises: an encapsulant having a first surface and a second surface opposite to the first surface; at least an electronic element embedded in the encapsulant and exposed from the first surface of the encapsulant; and at least a package block embedded in the encapsulant and having at least one conductive post exposed from the first surface of the encapsulant.
  • the present invention further provides a method for fabricating an electronic package, which comprises the steps of: providing a carrier having at least an electronic element and at least a package block disposed thereon, wherein the package block has at least one conductive post bonded to the carrier; forming an encapsulant on the carrier for encapsulating the electronic element and the package block, wherein the encapsulant has a first surface and a second surface opposite to the first surface; and removing the carrier so as to expose the electronic element and the conductive posts from the first surface of the encapsulant.
  • fabricating the package block can comprise: providing a metal board having at least one conductive post thereon; forming an encapsulant on the metal board to encapsulate the conductive post; and removing the metal board, thereby forming the package block having the conductive post exposed from a surface thereof.
  • the encapsulant can be formed by molding or lamination.
  • the encapsulant and the package block can be made of the same or different materials.
  • the electronic element can further be exposed from the second surface of the encapsulant.
  • a shielding layer can be formed on the electronic element.
  • the shielding layer is exposed from the second surface of the encapsulant.
  • the conductive post can further be exposed from the second surface of the encapsulant. Furthermore, a circuit structure can be on formed on the second surface of the encapsulant and electrically connected to the conductive post.
  • a circuit structure can further be formed on the first surface of the encapsulant and electrically connected to the electronic element and the conductive post.
  • the package block having the conductive post are fabricated first and then the encapsulant is formed to encapsulate the package block.
  • the present invention dispenses with the conventional processes for forming the conductive post in the encapsulant, for example, a laser drilling process for forming through holes in the encapsulant, a cleaning process for cleaning the through holes, and an electroplating process for filling the through holes with a conductive material. Therefore, the present invention saves the fabrication time, improves the electrical transmission performance of the conductive posts and avoids the conventional drawback of delamination of the conductive posts from uneven wall surfaces of the through holes, thereby improving the reliability of the electronic package.
  • the present invention avoids formation of a heat affected zone and hence allows the conductive posts or the package block to be positioned close to the electronic element according to the practical need. Therefore, the size of the electronic package can be reduced to meet the miniaturization requirement.
  • FIGS. 1A and 1F are schematic cross-sectional views showing a method for fabricating a semiconductor package according to the prior art
  • FIGS. 2A to 2G are schematic cross-sectional views showing a method for fabricating an electronic package according to the present invention, wherein FIG. 2D ′ is a schematic upper view of FIG. 2D , FIGS. 2F ′ and 2 F′′ show other embodiments of FIG. 2F , and FIGS. 2G ′ and 2 G′′ show other embodiments of FIG. 2G ; and
  • FIGS. 3 and 3 ′ are schematic cross-sectional views showing other embodiments of FIG. 2G ′′.
  • FIGS. 2A to 2G are schematic cross-sectional views showing a method for fabricating an electronic package 2 according to the present invention.
  • a metal board 24 ′ having a plurality of conductive posts 24 thereon is provided.
  • the metal board 24 ′ and the conductive posts 24 are integrally formed.
  • a copper substrate is patterned by laser, mechanical drilling, etching or the like so as to form the metal board 24 ′ having the conductive posts 24 .
  • the metal board 24 ′ and the conductive posts 24 are not integrally formed.
  • the conductive posts 24 are formed on the metal board 24 ′ by electroplating.
  • an encapsulant 22 ′ is formed on the metal board 24 ′ to encapsulate the conductive posts 24 .
  • the encapsulant 22 ′ is formed by, for example, resin molding, dry film lamination, coating or printing.
  • the metal board 24 ′ is removed, thereby forming a package block 22 ′′.
  • each of the conductive posts 24 has a first end surface 24 a flush with and exposed from a surface of the package block 22 ′′ and a second end surface 24 b opposite to the first end surface 24 a.
  • the package block 22 ′′ can be cut along cutting paths L so as to obtain a plurality of small-sized package blocks 22 .
  • an electronic element 21 and a plurality of package blocks 22 are disposed on a carrier 20 with the conductive posts 24 bonded to the carrier 20 .
  • the carrier 20 is a board made of, for example, a semiconductor material, a dielectric material, a ceramic material, glass or metal.
  • the carrier 20 can correspond in size to a wafer type substrate or a panel type substrate.
  • a bonding layer (not shown) made of such as a release film, an adhesive material or an insulating material can be formed on the carrier 20 by coating or adhering for bonding with the electronic element 21 and the package blocks 22 , and the first end surfaces 24 a of the conductive posts 24 are in contact with the bonding layer.
  • the electronic element 21 is an active element such as a semiconductor chip, a passive element such as a resistor, a capacitor or an inductor, or a combination thereof.
  • the electronic element 21 has an active surface 21 a with a plurality of electrode pads 210 and a non-active surface 21 b opposite to the active surface 21 a , and the electronic element 21 is bonded to the bonding layer via the active surface 21 a thereof.
  • the package blocks 22 are arranged adjacent to the electronic element 21 .
  • an encapsulant 23 is formed on the carrier 20 to encapsulate the electronic element 21 and the package blocks 22 .
  • the encapsulant 23 has a first surface 23 a and a second surface 23 b opposite to the first surface 23 a , and the encapsulant 23 is bonded to the bonding layer of the carrier 20 via the first surface 23 a thereof.
  • the encapsulant 23 covers the non-active surface 21 b of the electronic element 21 and the upper portions of the package blocks 22 .
  • the encapsulant 23 is made of an insulating material such as a liquid compound, and formed by injection, lamination or molding.
  • the encapsulant 23 and the package blocks 22 can be made of the same or different materials.
  • the carrier 20 and the bonding layer are removed to expose the first surface 23 a of the encapsulant 23 and the package blocks 22 .
  • the active surface 21 a of the electronic element 21 and the first end surfaces 24 a of the conductive posts 24 are exposed from the first surface 23 a of the encapsulant 23 .
  • a thinning process can be performed according to the practical need.
  • a thinning process is performed on the second surface 23 b of the encapsulant 23 so as to expose a non-active surface 21 b ′ of the electronic element 21 and second end surfaces 24 b ′ of the conductive posts 24 from a second surface 23 b ′ of the encapsulant 23 .
  • FIG. 2F ′′ only the second end surfaces 24 b ′ of the conductive posts 24 are exposed from the second surface 23 b ′ of the encapsulant 23 .
  • a first circuit structure 25 is formed on the first surface 23 a of the encapsulant 23 and electrically connected to the electrode pads 210 of the electronic element 21 and the first end surfaces 24 a of the conductive posts 24 . Thereafter, a singulation process can be performed according to the practical need.
  • the circuit structure 25 has an insulating body 250 made of, for example, a dielectric material or a solder mask material, and at least a redistribution layer 251 embedded in the insulating body 250 .
  • the innermost redistribution layer 251 is electrically connected to the electrode pads 210 of the electronic element 21 and the conductive posts 24 , and a plurality of conductive elements 26 made of such as metal posts or a solder material are formed on the outermost redistribution layer 251 for mounting another electronic element 29 such as a passive element.
  • an electronic device 9 such as a circuit board is mounted on the conductive elements 26 .
  • the encapsulant 23 encapsulates a plurality of electronic elements 21
  • a second circuit structure 27 is formed on the second surface 23 b ′ of the encapsulant 23 and electrically connected to the conductive posts 24 .
  • the circuit structure 27 has an insulating body 270 made of, for example, a dielectric material or a solder mask material, and at least a redistribution layer 271 electrically connected to the conductive posts 24 . Further, a plurality of conductive elements 28 made of such as metal posts or a solder material are formed on the redistribution layer 271 .
  • an electronic device is stacked on the second surface 23 b , 23 b ′ of the encapsulant 23 so as to form a stack-type package structure.
  • an electronic device 3 is disposed on the electronic package 2 ′′ through the conductive elements 28 on the second circuit structure 27 .
  • the electronic device 3 is a package, a chip or a substrate.
  • the electronic device 3 can have a wire-bonding type chip 31 or a flip-chip type chip.
  • the non-active surface 21 b ′ of the electronic element 21 is exposed from the second surface 23 b ′ of the encapsulant 23 , and a shielding layer 272 is formed on the non-active surface 21 b ′ of the electronic element 21 during formation of the redistribution layer 271 of the second circuit structure 27 .
  • the shielding layer 272 is electrically grounded through a portion of the redistribution layer 271 for EMI (electromagnetic interference) shielding.
  • a metal sheet is disposed on the non-active surface 21 b of the electronic element 21 to serve as a shielding layer 40 , and the shielding layer 40 is flush with and exposed from the second surface 23 b ′ of the encapsulant 23 .
  • a second circuit structure 27 ′ is formed on the second surface 23 b ′ of the encapsulant 23 and electrically connected to the conductive posts 24 .
  • the circuit structure 27 ′ has an insulating body 270 ′ made of such as a dielectric material or a solder mask material and a plurality of redistribution layers 271 ′ electrically connected to the conductive posts 24 , and the shielding layer 40 is electrically grounded through a portion of the redistribution layers 271 ′.
  • the package blocks 22 having the conductive posts 24 are fabricated first and then the encapsulant 23 is formed to encapsulate the package blocks 22 .
  • the present invention dispenses with the conventional processes for forming the conductive posts in the encapsulant, for example, a laser drilling process for forming through holes in the encapsulant, a cleaning process for cleaning the through holes, and an electroplating process for filling the through holes with a conductive material.
  • the present invention saves the fabrication time, improves the electrical transmission performance of the conductive posts 24 and avoids the conventional drawback of delamination of the conductive posts 24 from uneven wall surfaces of the through holes, thereby improving the reliability of the electronic package 2 , 2 ′, 2 ′′, 4 , 4 ′.
  • the present invention avoids formation of a heat affected zone and hence allows the conductive posts 24 or the package blocks 22 to be positioned close to the electronic element 21 according to the practical need. Therefore, the size of the electronic package 2 , 2 ′, 2 ′′, 4 , 4 ′ can be reduced to meet the miniaturization requirement.
  • the present invention further provides an electronic package 2 , 2 ′, 2 ′′, 4 , 4 ′, which has: an encapsulant 23 having a first surface 23 a and a second surface 23 b , 23 b ′ opposite to the first surface 23 a ; at least an electronic element 21 embedded in the encapsulant 23 and exposed from the first surface 23 a of the encapsulant 23 ; and at least a package block 22 embedded in the encapsulant 23 and having a plurality of conductive posts 24 exposed from the first surface 23 a of the encapsulant 23 .
  • an active surface 21 a of the electronic element 21 is flush with the first surface 23 a of the encapsulant 23 .
  • each of the conductive posts 24 has a first end surface 24 a flush with the first surface 23 a of the encapsulant 23 and a second end surface 24 b , 24 b ′ opposite to the first end surface 24 a.
  • the encapsulant 23 and the package block 22 are made of the same or different materials.
  • the electronic element 21 is further exposed from the second surface 23 b ′ of the encapsulant 23 .
  • a non-active surface 21 b ′ of the electronic element 21 is flush with the second surface 23 b ′ of the encapsulant 23 .
  • a shielding layer 272 , 40 is formed on the non-active surface 21 b , 21 b ′ of the electronic element 21 and exposed from the second surface 23 b ′ of the encapsulant 23 .
  • the conductive posts 24 are further exposed from the second surface 23 b ′ of the encapsulant 23 .
  • the second end surfaces 24 b ′ of the conductive posts 24 are flush with the second surface 23 b ′ of the encapsulant 23 .
  • a second circuit structure 27 , 27 ′ is formed on the second surface 23 b ′ of the encapsulant 23 and electrically connected to the conductive posts 24 .
  • a first circuit structure 25 is further formed on the first surface 23 a of the encapsulant 23 and electrically connected to the electronic element 21 and the conductive posts 24 .
  • the first circuit structure 25 has at least a redistribution layer 251 electrically connected to the electronic element 21 and the conductive posts 24 .
  • the package block having the conductive posts are fabricated first and then the encapsulant is formed to encapsulate the package block. Therefore, the present invention dispenses with the conventional laser drilling process so as to simplify the fabrication process, reduce the fabrication time and cost, improve the reliability of the electronic package and reduce the size of the electronic package.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

An electronic device package and manufacturing method are provided, including steps of: providing a carrier having at least an electronic element and at least a package block disposed thereon, wherein the package block has a plurality of conductive posts bonded to the carrier; forming an encapsulant on the carrier for encapsulating the electronic element and the package block; and removing the carrier so as to expose the electronic element and the conductive posts from a surface of the encapsulant. As such, the invention dispenses with formation of through holes in the encapsulant for forming the conductive posts as in the prior art, thereby saving the fabrication cost.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to packaging processes, and more particularly, to an electronic package having an electronic element embedded therein and a fabrication method thereof.
  • 2. Description of Related Art
  • Along with the progress of semiconductor packaging technologies, various package types have been developed for semiconductor devices. To improve electrical performance and save space, a plurality of packages can be stacked to form a package on package (PoP) structure, for example, a fan out package on package (FO PoP) structure, thereby greatly increasing I/O count and integrating integrated circuits having different functions. Such a packaging method allows merging of heterogeneous technologies in a system-in-package (SiP) so as to systematically integrate a plurality of electronic elements having different functions, such as a memory, a CPU (Central Processing Unit), a GPU (Graphics Processing Unit), an image application processor and so on, and therefore is applicable to various thin type electronic products.
  • FIGS. 1A to 1F are schematic cross-sectional views showing a method for fabricating a semiconductor package 1 of a PoP structure according to the prior art.
  • Referring to FIG. 1A, a semiconductor element 10 such as a chip is disposed on a release layer 110 of a first carrier 11, and then an encapsulant 13 is formed on the release layer 110 to encapsulate the semiconductor element 10.
  • Referring to FIG. 1B, a second carrier 12 having a copper foil 120 is disposed on the encapsulant 13.
  • Referring to FIG. 1C, the first carrier 11 and the release layer 110 are removed to expose the electronic element 10 and the encapsulant 13.
  • Referring to FIG. 1D, a plurality of through holes 130 are formed by laser drilling in the encapsulant 13 around a periphery of the electronic element 10.
  • Referring to FIG. 1E, a conductive material is filled in the through holes 130 to form a plurality of conductive posts 14. Further, a plurality of redistribution layers (RDLs) 15 are formed on the encapsulant 13 and electrically connected to the conductive posts 14 and the electronic element 10.
  • Referring to FIG. 1F, the second carrier 12 is removed and a patterning process is performed on the copper foil 120 to form a circuit structure 16. Then, a singulation process is performed to obtain an electronic package 1.
  • However, the laser drilling process for forming the through holes 130 can easily destroy the copper foil 120 and consequently adversely affect the quality of the circuit structure 16. Further, the laser drilling process is quite slow and time-consuming, especially when the number of the through holes is large. Furthermore, residue (generated from such as the encapsulant 13 or the copper material) easily accumulates on the bottom of the through holes 130. Accordingly, a cleaning process is required before filling of the conductive material in the through holes 130, thus increasing the number of fabrication steps and the fabrication cost.
  • In addition, if the through holes 130 have a high aspect ratio, it will become difficult to completely remove the residue in the through holes 130. As such, the electrical transmission performance of the conductive posts 14 may be adversely affected by the remaining residue.
  • Further, the laser drilling process results in uneven wall surfaces of the through holes 130. As such, during a subsequent electroplating process, the conductive material cannot be effectively attached to the wall surfaces of the through holes 130 and easily delaminates therefrom, thus reducing the product reliability of the semiconductor package 1.
  • Also, a laser beam used in the laser drilling process produces a heat affected zone. That is, if the position of the through holes 130 is close to the semiconductor element 10, high heat from the laser beam will damage the semiconductor element 10. Therefore, a certain distance must be kept between the conductive posts 14 and the semiconductor element 10, thus hindering miniaturization of the semiconductor package 1.
  • Therefore, there is a need to provide an electronic package and a fabrication method thereof so as to overcome the above-described drawbacks.
    • SUMMARY OF THE INVENTION
  • In view of the above-described drawbacks, the present invention provides an electronic package, which comprises: an encapsulant having a first surface and a second surface opposite to the first surface; at least an electronic element embedded in the encapsulant and exposed from the first surface of the encapsulant; and at least a package block embedded in the encapsulant and having at least one conductive post exposed from the first surface of the encapsulant.
  • The present invention further provides a method for fabricating an electronic package, which comprises the steps of: providing a carrier having at least an electronic element and at least a package block disposed thereon, wherein the package block has at least one conductive post bonded to the carrier; forming an encapsulant on the carrier for encapsulating the electronic element and the package block, wherein the encapsulant has a first surface and a second surface opposite to the first surface; and removing the carrier so as to expose the electronic element and the conductive posts from the first surface of the encapsulant.
  • In the above-described method, fabricating the package block can comprise: providing a metal board having at least one conductive post thereon; forming an encapsulant on the metal board to encapsulate the conductive post; and removing the metal board, thereby forming the package block having the conductive post exposed from a surface thereof.
  • In the above-described method, the encapsulant can be formed by molding or lamination.
  • In the above-described package and method, the encapsulant and the package block can be made of the same or different materials.
  • In the above-described package and method, the electronic element can further be exposed from the second surface of the encapsulant.
  • In the above-described package and method, a shielding layer can be formed on the electronic element. For example, the shielding layer is exposed from the second surface of the encapsulant.
  • In the above-described package and method, the conductive post can further be exposed from the second surface of the encapsulant. Furthermore, a circuit structure can be on formed on the second surface of the encapsulant and electrically connected to the conductive post.
  • In the above-described package and method, a circuit structure can further be formed on the first surface of the encapsulant and electrically connected to the electronic element and the conductive post.
  • According to the present invention, the package block having the conductive post are fabricated first and then the encapsulant is formed to encapsulate the package block. As such, the present invention dispenses with the conventional processes for forming the conductive post in the encapsulant, for example, a laser drilling process for forming through holes in the encapsulant, a cleaning process for cleaning the through holes, and an electroplating process for filling the through holes with a conductive material. Therefore, the present invention saves the fabrication time, improves the electrical transmission performance of the conductive posts and avoids the conventional drawback of delamination of the conductive posts from uneven wall surfaces of the through holes, thereby improving the reliability of the electronic package.
  • Further, by dispensing with the laser drilling process, the present invention avoids formation of a heat affected zone and hence allows the conductive posts or the package block to be positioned close to the electronic element according to the practical need. Therefore, the size of the electronic package can be reduced to meet the miniaturization requirement.
    • BRIEF DESCRIPTION OF DRAWINGS
  • FIGS. 1A and 1F are schematic cross-sectional views showing a method for fabricating a semiconductor package according to the prior art;
  • FIGS. 2A to 2G are schematic cross-sectional views showing a method for fabricating an electronic package according to the present invention, wherein FIG. 2D′ is a schematic upper view of FIG. 2D, FIGS. 2F′ and 2F″ show other embodiments of FIG. 2F, and FIGS. 2G′ and 2G″ show other embodiments of FIG. 2G; and
  • FIGS. 3 and 3′ are schematic cross-sectional views showing other embodiments of FIG. 2G″.
    •  DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • The following illustrative embodiments are provided to illustrate the disclosure of the present invention, these and other advantages and effects can be apparent to those in the art after reading this specification.
  • It should be noted that all the drawings are not intended to limit the present invention. Various modifications and variations can be made without departing from the spirit of the present invention. Further, terms such as “first”, “second”, “on”, “a” etc. are merely for illustrative purposes and should not be construed to limit the scope of the present invention.
  • FIGS. 2A to 2G are schematic cross-sectional views showing a method for fabricating an electronic package 2 according to the present invention.
  • Referring to FIG. 2A, a metal board 24′ having a plurality of conductive posts 24 thereon is provided.
  • In the present embodiment, the metal board 24′ and the conductive posts 24 are integrally formed. For example, a copper substrate is patterned by laser, mechanical drilling, etching or the like so as to form the metal board 24′ having the conductive posts 24.
  • In other embodiments, the metal board 24′ and the conductive posts 24 are not integrally formed. For example, the conductive posts 24 are formed on the metal board 24′ by electroplating.
  • Referring to FIG. 2B, an encapsulant 22′ is formed on the metal board 24′ to encapsulate the conductive posts 24.
  • In the present embodiment, the encapsulant 22′ is formed by, for example, resin molding, dry film lamination, coating or printing.
  • Referring to FIG. 2C, the metal board 24′ is removed, thereby forming a package block 22″.
  • In the present embodiment, each of the conductive posts 24 has a first end surface 24 a flush with and exposed from a surface of the package block 22″ and a second end surface 24 b opposite to the first end surface 24 a.
  • According to the practical need, the package block 22″ can be cut along cutting paths L so as to obtain a plurality of small-sized package blocks 22.
  • Referring to FIG. 2D, an electronic element 21 and a plurality of package blocks 22 are disposed on a carrier 20 with the conductive posts 24 bonded to the carrier 20.
  • In the present embodiment, the carrier 20 is a board made of, for example, a semiconductor material, a dielectric material, a ceramic material, glass or metal. The carrier 20 can correspond in size to a wafer type substrate or a panel type substrate.
  • A bonding layer (not shown) made of such as a release film, an adhesive material or an insulating material can be formed on the carrier 20 by coating or adhering for bonding with the electronic element 21 and the package blocks 22, and the first end surfaces 24 a of the conductive posts 24 are in contact with the bonding layer.
  • The electronic element 21 is an active element such as a semiconductor chip, a passive element such as a resistor, a capacitor or an inductor, or a combination thereof. In particular, the electronic element 21 has an active surface 21 a with a plurality of electrode pads 210 and a non-active surface 21 b opposite to the active surface 21 a, and the electronic element 21 is bonded to the bonding layer via the active surface 21 a thereof.
  • Referring to FIG. 2D′, the package blocks 22 are arranged adjacent to the electronic element 21.
  • Referring to FIG. 2E, an encapsulant 23 is formed on the carrier 20 to encapsulate the electronic element 21 and the package blocks 22.
  • In the present embodiment, the encapsulant 23 has a first surface 23 a and a second surface 23 b opposite to the first surface 23 a, and the encapsulant 23 is bonded to the bonding layer of the carrier 20 via the first surface 23 a thereof.
  • The encapsulant 23 covers the non-active surface 21 b of the electronic element 21 and the upper portions of the package blocks 22.
  • The encapsulant 23 is made of an insulating material such as a liquid compound, and formed by injection, lamination or molding.
  • The encapsulant 23 and the package blocks 22 can be made of the same or different materials.
  • Referring to FIG. 2F, the carrier 20 and the bonding layer are removed to expose the first surface 23 a of the encapsulant 23 and the package blocks 22. As such, the active surface 21 a of the electronic element 21 and the first end surfaces 24 a of the conductive posts 24 are exposed from the first surface 23 a of the encapsulant 23.
  • Further, a thinning process can be performed according to the practical need. Referring to FIG. 2F′, a thinning process is performed on the second surface 23 b of the encapsulant 23 so as to expose a non-active surface 21 b′ of the electronic element 21 and second end surfaces 24 b′ of the conductive posts 24 from a second surface 23 b′ of the encapsulant 23. Alternatively, referring to FIG. 2F″, only the second end surfaces 24 b′ of the conductive posts 24 are exposed from the second surface 23 b′ of the encapsulant 23.
  • Referring to FIG. 2G, continued from FIG. 2F, a first circuit structure 25 is formed on the first surface 23 a of the encapsulant 23 and electrically connected to the electrode pads 210 of the electronic element 21 and the first end surfaces 24 a of the conductive posts 24. Thereafter, a singulation process can be performed according to the practical need.
  • In the present embodiment, the circuit structure 25 has an insulating body 250 made of, for example, a dielectric material or a solder mask material, and at least a redistribution layer 251 embedded in the insulating body 250. The innermost redistribution layer 251 is electrically connected to the electrode pads 210 of the electronic element 21 and the conductive posts 24, and a plurality of conductive elements 26 made of such as metal posts or a solder material are formed on the outermost redistribution layer 251 for mounting another electronic element 29 such as a passive element. Alternatively, referring to FIG. 2G′, an electronic device 9 such as a circuit board is mounted on the conductive elements 26.
  • If the process is continued from FIG. 2F′, an electronic package 2′ of FIG. 2G′ is obtained.
  • In another embodiment, referring to FIG. 2G″, the encapsulant 23 encapsulates a plurality of electronic elements 21, and a second circuit structure 27 is formed on the second surface 23 b′ of the encapsulant 23 and electrically connected to the conductive posts 24. The circuit structure 27 has an insulating body 270 made of, for example, a dielectric material or a solder mask material, and at least a redistribution layer 271 electrically connected to the conductive posts 24. Further, a plurality of conductive elements 28 made of such as metal posts or a solder material are formed on the redistribution layer 271.
  • Subsequently, an electronic device is stacked on the second surface 23 b, 23 b′ of the encapsulant 23 so as to form a stack-type package structure. In particular, referring to FIG. 2G″, an electronic device 3 is disposed on the electronic package 2″ through the conductive elements 28 on the second circuit structure 27.
  • In the present embodiment, the electronic device 3 is a package, a chip or a substrate. The electronic device 3 can have a wire-bonding type chip 31 or a flip-chip type chip.
  • In an embodiment, referring to FIG. 3, the non-active surface 21 b′ of the electronic element 21 is exposed from the second surface 23 b′ of the encapsulant 23, and a shielding layer 272 is formed on the non-active surface 21 b′ of the electronic element 21 during formation of the redistribution layer 271 of the second circuit structure 27. The shielding layer 272 is electrically grounded through a portion of the redistribution layer 271 for EMI (electromagnetic interference) shielding.
  • In another embodiment, referring to FIG. 3′, a metal sheet is disposed on the non-active surface 21 b of the electronic element 21 to serve as a shielding layer 40, and the shielding layer 40 is flush with and exposed from the second surface 23 b′ of the encapsulant 23. Then, a second circuit structure 27′ is formed on the second surface 23 b′ of the encapsulant 23 and electrically connected to the conductive posts 24. For example, the circuit structure 27′ has an insulating body 270′ made of such as a dielectric material or a solder mask material and a plurality of redistribution layers 271′ electrically connected to the conductive posts 24, and the shielding layer 40 is electrically grounded through a portion of the redistribution layers 271′.
  • According to the present invention, the package blocks 22 having the conductive posts 24 are fabricated first and then the encapsulant 23 is formed to encapsulate the package blocks 22. As such, the present invention dispenses with the conventional processes for forming the conductive posts in the encapsulant, for example, a laser drilling process for forming through holes in the encapsulant, a cleaning process for cleaning the through holes, and an electroplating process for filling the through holes with a conductive material. Therefore, the present invention saves the fabrication time, improves the electrical transmission performance of the conductive posts 24 and avoids the conventional drawback of delamination of the conductive posts 24 from uneven wall surfaces of the through holes, thereby improving the reliability of the electronic package 2, 2′, 2″, 4, 4′.
  • Further, by dispensing with the laser drilling process, the present invention avoids formation of a heat affected zone and hence allows the conductive posts 24 or the package blocks 22 to be positioned close to the electronic element 21 according to the practical need. Therefore, the size of the electronic package 2, 2′, 2″, 4, 4′ can be reduced to meet the miniaturization requirement.
  • The present invention further provides an electronic package 2, 2′, 2″, 4, 4′, which has: an encapsulant 23 having a first surface 23 a and a second surface 23 b, 23 b′ opposite to the first surface 23 a; at least an electronic element 21 embedded in the encapsulant 23 and exposed from the first surface 23 a of the encapsulant 23; and at least a package block 22 embedded in the encapsulant 23 and having a plurality of conductive posts 24 exposed from the first surface 23 a of the encapsulant 23.
  • In an embodiment, an active surface 21 a of the electronic element 21 is flush with the first surface 23 a of the encapsulant 23.
  • In an embodiment, each of the conductive posts 24 has a first end surface 24 a flush with the first surface 23 a of the encapsulant 23 and a second end surface 24 b, 24 b′ opposite to the first end surface 24 a.
  • In an embodiment, the encapsulant 23 and the package block 22 are made of the same or different materials.
  • In an embodiment, the electronic element 21 is further exposed from the second surface 23 b′ of the encapsulant 23. For example, a non-active surface 21 b′ of the electronic element 21 is flush with the second surface 23 b′ of the encapsulant 23.
  • In an embodiment, a shielding layer 272, 40 is formed on the non-active surface 21 b, 21 b′ of the electronic element 21 and exposed from the second surface 23 b′ of the encapsulant 23.
  • In an embodiment, the conductive posts 24 are further exposed from the second surface 23 b′ of the encapsulant 23. For example, the second end surfaces 24 b′ of the conductive posts 24 are flush with the second surface 23 b′ of the encapsulant 23. Further, a second circuit structure 27, 27′ is formed on the second surface 23 b′ of the encapsulant 23 and electrically connected to the conductive posts 24.
  • In an embodiment, a first circuit structure 25 is further formed on the first surface 23 a of the encapsulant 23 and electrically connected to the electronic element 21 and the conductive posts 24. For example, the first circuit structure 25 has at least a redistribution layer 251 electrically connected to the electronic element 21 and the conductive posts 24.
  • According to the present invention, the package block having the conductive posts are fabricated first and then the encapsulant is formed to encapsulate the package block. Therefore, the present invention dispenses with the conventional laser drilling process so as to simplify the fabrication process, reduce the fabrication time and cost, improve the reliability of the electronic package and reduce the size of the electronic package.
  • The above-described descriptions of the detailed embodiments are only to illustrate the preferred implementation according to the present invention, and it is not to limit the scope of the present invention. Accordingly, all modifications and variations completed by those with ordinary skill in the art should fall within the scope of present invention defined by the appended claims.

Claims (18)

What is claimed is:
1. An electronic package, comprising:
an encapsulant having a first surface and a second surface opposite to the first surface;
at least an electronic element embedded in the encapsulant and exposed from the first surface of the encapsulant; and
at least a package block embedded in the encapsulant and having at least one conductive post exposed from the first surface of the encapsulant.
2. The electronic package of claim 1, wherein the encapsulant and the package block are made of the same or different materials.
3. The electronic package of claim 1, wherein the electronic element is further exposed from the second surface of the encapsulant.
4. The electronic package of claim 1, wherein a shielding layer is formed on the electronic element.
5. The electronic package of claim 4, wherein the shielding layer is exposed from the second surface of the encapsulant.
6. The electronic package of claim 1, wherein the conductive post is further exposed from the second surface of the encapsulant.
7. The electronic package of claim 6, further comprising a circuit structure formed on the second surface of the encapsulant and electrically connected to the conductive posts.
8. The electronic package of claim 1, further comprising a circuit structure formed on the first surface of the encapsulant and electrically connected to the electronic element and the conductive post.
9. A method for fabricating an electronic package, comprising the steps of:
providing a carrier having at least an electronic element and at least a package block disposed thereon, wherein the package block has at least one conductive post bonded to the carrier;
forming an encapsulant on the carrier for encapsulating the electronic element and the package block, wherein the encapsulant has a first surface and a second surface opposite to the first surface; and
removing the carrier so as to expose the electronic element and the conductive post from the first surface of the encapsulant.
10. The method of claim 9, wherein fabricating the package block comprises:
providing a metal board having at least one conductive post thereon;
forming an encapsulant on the metal board to encapsulate the conductive post; and
removing the metal board, thereby forming the package block having the conductive post exposed from a surface thereof.
11. The method of claim 9, wherein the encapsulant is formed by molding or lamination.
12. The method of claim 9, wherein the encapsulant and the package block are made of the same or different materials.
13. The method of claim 9, wherein the electronic element is further exposed from the second surface of the encapsulant.
14. The method of claim 9, wherein a shielding layer is formed on the electronic element.
15. The method of claim 14, wherein the shielding layer is exposed from the second surface of the encapsulant.
16. The method of claim 9, wherein the conductive post is further exposed from the second surface of the encapsulant.
17. The method of claim 16, further comprising forming on the second surface of the encapsulant a circuit structure electrically connected to the conductive post.
18. The method of claim 9, further comprising forming on the first surface of the encapsulant a circuit structure electrically connected to the electronic element and the conductive post.
US14/983,049 2015-09-11 2015-12-29 Electronic package and fabrication method thereof Abandoned US20170077047A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/883,808 US10199331B2 (en) 2015-09-11 2018-01-30 Fabrication method of electronic package having embedded package block

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW104130064 2015-09-11
TW104130064A TWI562318B (en) 2015-09-11 2015-09-11 Electronic package and fabrication method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/883,808 Division US10199331B2 (en) 2015-09-11 2018-01-30 Fabrication method of electronic package having embedded package block

Publications (1)

Publication Number Publication Date
US20170077047A1 true US20170077047A1 (en) 2017-03-16

Family

ID=58227345

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/983,049 Abandoned US20170077047A1 (en) 2015-09-11 2015-12-29 Electronic package and fabrication method thereof
US15/883,808 Active US10199331B2 (en) 2015-09-11 2018-01-30 Fabrication method of electronic package having embedded package block

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/883,808 Active US10199331B2 (en) 2015-09-11 2018-01-30 Fabrication method of electronic package having embedded package block

Country Status (2)

Country Link
US (2) US20170077047A1 (en)
TW (1) TWI562318B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190295984A1 (en) * 2018-03-20 2019-09-26 Unimicron Technology Corp. Embedded chip package, manufacturing method thereof, and package-on-package structure
US10504841B2 (en) * 2018-01-21 2019-12-10 Shun-Ping Huang Semiconductor package and method of forming the same
KR20200069562A (en) * 2018-12-07 2020-06-17 삼성전자주식회사 Semiconductor package
US10796931B2 (en) * 2017-07-10 2020-10-06 Powertech Technology Inc. Manufacturing method of package structure
US10834858B2 (en) 2018-02-01 2020-11-10 Henkel IP & Holding GmbH Method for shielding system-in-package assemblies from electromagnetic interference
US10991659B2 (en) * 2015-11-20 2021-04-27 Apple Inc. Substrate-less integrated components

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI712147B (en) * 2017-06-13 2020-12-01 矽品精密工業股份有限公司 Electronic package and method of manufacture thereof
US11735570B2 (en) * 2018-04-04 2023-08-22 Intel Corporation Fan out packaging pop mechanical attach method
TWI700796B (en) * 2019-05-23 2020-08-01 矽品精密工業股份有限公司 Electronic package and manufacturing method thereof
TWI744825B (en) * 2020-03-18 2021-11-01 南茂科技股份有限公司 Chip embedded substrate structure, chip package structure and methods of manufacture thereof
US11855058B2 (en) * 2021-08-30 2023-12-26 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and method of forming the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150028477A1 (en) * 2013-07-29 2015-01-29 Yoonha JUNG Semiconductor packages having semiconductor chips disposed in opening in shielding core plate
US20150348936A1 (en) * 2014-06-02 2015-12-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Electromagnetic (EM) Shielding for LC Circuits
US20170271277A1 (en) * 2013-06-26 2017-09-21 Intel Corporation Package assembly for embedded die and associated techniques and configurations

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4298559B2 (en) 2004-03-29 2009-07-22 新光電気工業株式会社 Electronic component mounting structure and manufacturing method thereof
US7851894B1 (en) * 2008-12-23 2010-12-14 Amkor Technology, Inc. System and method for shielding of package on package (PoP) assemblies
US9202769B2 (en) * 2009-11-25 2015-12-01 Stats Chippac, Ltd. Semiconductor device and method of forming thermal lid for balancing warpage and thermal management
US8105872B2 (en) * 2010-06-02 2012-01-31 Stats Chippac, Ltd. Semiconductor device and method of forming prefabricated EMI shielding frame with cavities containing penetrable material over semiconductor die

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170271277A1 (en) * 2013-06-26 2017-09-21 Intel Corporation Package assembly for embedded die and associated techniques and configurations
US20150028477A1 (en) * 2013-07-29 2015-01-29 Yoonha JUNG Semiconductor packages having semiconductor chips disposed in opening in shielding core plate
US20150348936A1 (en) * 2014-06-02 2015-12-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Electromagnetic (EM) Shielding for LC Circuits

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10991659B2 (en) * 2015-11-20 2021-04-27 Apple Inc. Substrate-less integrated components
US10796931B2 (en) * 2017-07-10 2020-10-06 Powertech Technology Inc. Manufacturing method of package structure
US10504841B2 (en) * 2018-01-21 2019-12-10 Shun-Ping Huang Semiconductor package and method of forming the same
US10834858B2 (en) 2018-02-01 2020-11-10 Henkel IP & Holding GmbH Method for shielding system-in-package assemblies from electromagnetic interference
US11304346B2 (en) 2018-02-01 2022-04-12 Henkel Ag & Co. Kgaa Method for shielding system-in-package assemblies from electromagnetic interference
US20190295984A1 (en) * 2018-03-20 2019-09-26 Unimicron Technology Corp. Embedded chip package, manufacturing method thereof, and package-on-package structure
US10797017B2 (en) * 2018-03-20 2020-10-06 Unimicron Technology Corp. Embedded chip package, manufacturing method thereof, and package-on-package structure
KR20200069562A (en) * 2018-12-07 2020-06-17 삼성전자주식회사 Semiconductor package
US11239148B2 (en) * 2018-12-07 2022-02-01 Samsung Electronics Co., Ltd. Semiconductor package
KR102595864B1 (en) 2018-12-07 2023-10-30 삼성전자주식회사 Semiconductor package

Also Published As

Publication number Publication date
US10199331B2 (en) 2019-02-05
US20180158784A1 (en) 2018-06-07
TWI562318B (en) 2016-12-11
TW201711152A (en) 2017-03-16

Similar Documents

Publication Publication Date Title
US10199331B2 (en) Fabrication method of electronic package having embedded package block
US9786632B2 (en) Semiconductor package structure and method for forming the same
US8354598B2 (en) Packaging substrate and fabrication method thereof
US10796970B2 (en) Method for fabricating electronic package
US9607974B2 (en) Package structure and fabrication method thereof
US10381312B2 (en) Semiconductor package and method of manufacturing the same
US9589841B2 (en) Electronic package and fabrication method thereof
US9666536B2 (en) Package structure and fabrication method thereof
US10403567B2 (en) Fabrication method of electronic package
US20170301658A1 (en) Fabrication method of package structure
US20150325516A1 (en) Coreless packaging substrate, pop structure, and methods for fabricating the same
US20180130774A1 (en) Package stack structure
US9768140B2 (en) Method for fabricating package structure
US9607860B2 (en) Electronic package structure and fabrication method thereof
US9564390B2 (en) Package structure and fabrication method thereof
US10128178B2 (en) Electronic package and method for fabricating the same
US10461002B2 (en) Fabrication method of electronic module
US10600708B2 (en) Electronic package and method for fabricating the same
US9515040B2 (en) Package structure and fabrication method thereof
US10249562B2 (en) Package structure and fabrication method thereof
US11728178B2 (en) Method for fabricating electronic package
US9673140B2 (en) Package structure having a laminated release layer and method for fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MENG-TSUNG, MR.;HUANG, FU-TANG;REEL/FRAME:037378/0428

Effective date: 20151111

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION