US20170040180A1 - Gas-phase silicon oxide selective etch - Google Patents

Gas-phase silicon oxide selective etch Download PDF

Info

Publication number
US20170040180A1
US20170040180A1 US14/818,165 US201514818165A US2017040180A1 US 20170040180 A1 US20170040180 A1 US 20170040180A1 US 201514818165 A US201514818165 A US 201514818165A US 2017040180 A1 US2017040180 A1 US 2017040180A1
Authority
US
United States
Prior art keywords
substrate processing
processing region
exposed silicon
silicon oxide
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US14/818,165
Other versions
US9564341B1 (en
Inventor
Jingjing Xu
Anchuan Wang
Nitin K. Ingle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Priority to US14/818,165 priority Critical patent/US9564341B1/en
Assigned to APPLIED MATERIALS, INC. reassignment APPLIED MATERIALS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INGLE, NITIN K., WANG, ANCHUAN, XU, JINGJING
Application granted granted Critical
Publication of US9564341B1 publication Critical patent/US9564341B1/en
Publication of US20170040180A1 publication Critical patent/US20170040180A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32357Generation remote from the workpiece, e.g. down-stream

Definitions

  • Embodiments described herein relate to selectively removing silicon oxide.
  • Integrated circuits are made possible by processes which produce intricately patterned material layers on substrate surfaces. Producing patterned material on a substrate requires controlled methods for removal of exposed material. Chemical etching is used for a variety of purposes including transferring a pattern in photoresist into underlying layers, thinning layers or thinning lateral dimensions of features already present on the surface. Often it is desirable to have an etch process which removes one material faster than another helping e.g. a pattern transfer process proceed. Such an etch process is said to be selective to the first material. As a result of the diversity of materials, circuits and processes, etch processes have been developed with a selectivity towards a variety of materials.
  • Dry etch processes are often desirable for selectively removing material from semiconductor substrates. The desirability stems from the ability to gently remove material from miniature structures with minimal physical disturbance. Dry etch processes also allow the etch rate to be abruptly stopped by removing the gas phase reagents. Some dry-etch processes involve the exposure of a substrate to remote plasma by-products formed from one or more precursors. For example, remote plasma excitation of ammonia and nitrogen trifluoride enables silicon oxide to be selectively removed from a patterned substrate when the plasma effluents are flowed into the substrate processing region. Other remote plasma etch processes have also been developed to remove silicon oxide, however, the silicon oxide selectivity of these etch processes (relative to silicon nitride) can still benefit from additional flexibility.
  • a method of etching silicon oxide on patterned heterogeneous structures includes a gas phase etch using anhydrous vapor-phase HF.
  • the HF is combined with an additional precursor in the substrate processing region.
  • the HF may enter through one channel and the additional precursor may flow through another channel prior to forming the combination.
  • the combination may be formed near the substrate.
  • the silicon oxide etch selectivity relative to silicon nitride from is selectable from about one to several hundred. In all cases, the etch rate of exposed silicon, if present, is negligible. No precursors are excited in any plasma either outside or inside the substrate processing region according to embodiments.
  • the HF may be flowed through one set of channels in a dual-channel showerhead while the additional precursor is flowed through a second set of channels in the dual-channel showerhead.
  • the additional precursor may be a nitrogen-and-hydrogen-containing precursor such as ammonia.
  • Embodiments described herein include methods of etching a patterned substrate.
  • the methods include placing the patterned substrate in a substrate processing region of a substrate processing chamber.
  • the patterned substrate has an exposed silicon oxide portion and an exposed silicon nitride portion.
  • the methods further include flowing anhydrous hydrogen fluoride into the substrate processing region.
  • the methods further include flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region.
  • the methods further include combining the anhydrous hydrogen fluoride with the nitrogen-and-hydrogen-containing precursor within the substrate processing region.
  • the methods further include dry etching the exposed silicon oxide portion.
  • a selectivity of the dry etching operation (exposed silicon oxide:exposed silicon nitride) is selectable throughout the range from 1:1 through 250:1.
  • the exposed silicon nitride portion may consist or consist essentially of silicon and nitrogen.
  • the exposed silicon oxide portion may consist or consist essentially of silicon and oxygen.
  • the patterned substrate may further include an exposed silicon portion of one of single-crystal silicon, polysilicon or amorphous silicon.
  • the exposed silicon oxide portion may be removed at a silicon oxide etch rate which is greater than a silicon nitride etch rate at which the exposed silicon nitride portion is removed.
  • the substrate processing region may be plasma-free during the operation of dry-etching the exposed silicon oxide portion. The anhydrous hydrogen fluoride is not excited in any plasma prior to entering the substrate processing region in embodiments.
  • Embodiments described herein include methods of etching a patterned substrate.
  • the methods include placing the patterned substrate in a substrate processing region of a substrate processing chamber.
  • the patterned substrate has exposed silicon oxide and at least one of exposed silicon and exposed silicon nitride.
  • the methods further include flowing HF vapor into a remote region fluidly coupled to the substrate processing region through a dual-channel showerhead.
  • the HF vapor flows from the remote region to the substrate processing region through a first channel including through-holes through the dual-channel showerhead.
  • the methods further include flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region through a second channel having holes which open into the substrate processing region but not directly into the remote region.
  • the methods further include combining the HF vapor with the nitrogen-and-hydrogen-containing precursor in the substrate processing region.
  • the methods further include etching the exposed silicon oxide more rapidly than the one of exposed silicon or exposed silicon nitride.
  • a selectivity of the operation (exposed silicon oxide: one of exposed silicon or exposed silicon nitride) may be greater than or about 75:1. Neither the HF vapor nor the nitrogen-and-hydrogen-containing precursor may flow through any plasma prior to entering the substrate processing region in some embodiments.
  • the nitrogen-and-hydrogen-containing precursor may include one of N 2 H 2 , NH 3 , or N 2 H 4 .
  • the nitrogen-and-hydrogen-containing precursor may consist only of nitrogen and hydrogen.
  • a temperature of the patterned substrate may be between 40° C. and about 200° C. during the operation of etching the exposed silicon oxide.
  • Embodiments described herein include methods of etching a patterned substrate.
  • the methods include placing the patterned substrate in a substrate processing region of a substrate processing chamber.
  • the patterned substrate has an exposed silicon oxide portion and an exposed silicon portion.
  • the methods further include flowing anhydrous HF into the substrate processing region.
  • the methods further include flowing NH 3 into the substrate processing region without first passing the NH 3 through any plasma.
  • the methods further include combining the anhydrous HF and the NH 3 in the substrate processing region, and etching the exposed silicon oxide portion.
  • the substrate processing region is plasma-free during the operation of etching the exposed silicon oxide portion.
  • the substrate processing region is plasma-free during the operation of etching the exposed silicon oxide portion.
  • a temperature of the patterned substrate is below 100° C.
  • the methods further comprise heating the patterned substrate above 100° C. to remove etch by-products.
  • the patterned substrate is not removed from the substrate processing region between the operations of etching the exposed silicon oxide portion and heating the patterned substrate.
  • a pressure in the substrate processing region may be between 0.1 Torr and 1000 Torr during the operation of etching the exposed silicon oxide portion.
  • FIG. 1 shows a method of selectively etching silicon oxide according to embodiments.
  • FIG. 2 shows a method of selectively etching silicon oxide according to embodiments.
  • FIG. 3A shows a schematic cross-sectional view of a substrate processing chamber according to embodiments.
  • FIG. 3B shows a schematic cross-sectional view of a portion of a substrate processing chamber according to embodiments.
  • FIG. 3C shows a bottom view of a showerhead according to embodiments.
  • FIG. 4 shows a top view of an exemplary substrate processing system according to embodiments.
  • a method of etching silicon oxide on patterned heterogeneous structures includes a gas phase etch using anhydrous vapor-phase HF.
  • the HF is combined with an additional precursor in the substrate processing region.
  • the HF may enter through one channel and the additional precursor may flow through another channel prior to forming the combination.
  • the combination may be formed near the substrate.
  • the silicon oxide etch selectivity relative to silicon nitride from is selectable from about one to several hundred. In all cases, the etch rate of exposed silicon, if present, is negligible. No precursors are excited in any plasma either outside or inside the substrate processing region according to embodiments.
  • the HF may be flowed through one set of channels in a dual-channel showerhead while the additional precursor is flowed through a second set of channels in the dual-channel showerhead.
  • the additional precursor may be a nitrogen-and-hydrogen-containing precursor such as ammonia.
  • FIG. 1 is a flow chart of a silicon oxide selective etch process 101 according to embodiments.
  • a structure Prior to the first operation, a structure is formed in a patterned substrate. The structure possesses exposed portions of silicon oxide and an exposed second portion formed from, e.g. silicon and/or silicon nitride. The substrate is then delivered into a substrate processing region in operation 110 .
  • a flow of anhydrous hydrogen fluoride is initiated into the substrate processing region in operation 120 .
  • No plasma is ignited in the substrate processing region or upstream from the substrate processing region in embodiments.
  • the substrate processing region may be referred to as a plasma-free substrate processing region during any or all operations described herein.
  • NH 3 is flowed into the substrate processing region, possibly concurrently, in operation 130 .
  • the anhydrous hydrogen fluoride is combined with NH 3 in the plasma-free substrate processing region in operation 140 .
  • the NH 3 is not passed through any remote plasma before entering the substrate processing region according to embodiments.
  • the anhydrous hydrogen fluoride is not passed through any remote plasma before entering the substrate processing region in embodiments.
  • the patterned substrate is selectively etched (operation 150 ) such that the exposed silicon oxide is selectively removed at a higher rate than the exposed second portion.
  • the exposed second portion may comprise or consist of silicon in embodiments.
  • the exposed second portion may comprise or consist of silicon and nitrogen according to embodiments. Process effluents and unreacted reactants are removed from the substrate processing region and then the substrate is removed from the processing region (operation 160 ).
  • Silicon oxide selective etch process 101 may be used to remove silicon oxide faster than silicon.
  • the precursor combinations described herein have been found to produce surface-volatile reactants which predominantly etch the silicon oxide and leave silicon essentially alone. As a consequence, essentially no silicon is consumed resulting in extremely high etch selectivities.
  • Silicon nitride may be etched at roughly the rate of the silicon oxide or silicon nitride may be etched at a very low rate. The silicon oxide selectivity relative to silicon nitride is therefore beneficially selectable. Exposed silicon portions and/or exposed silicon nitride portions are also present on the patterned substrate according to embodiments.
  • the selectivity of etch process 101 may be greater than 75:1, greater than 90:1 or greater than 100:1 in embodiments.
  • the selectivity of etch process 101 (exposed silicon oxide:exposed silicon) may be greater than 130:1, greater than 180:1 or greater than 250:1 according to embodiments.
  • the combination of precursors and other process parameters described herein have been found to make the etch selectivity (exposed silicon oxide:exposed silicon nitride) selectable in the range from less than or about 1:1 to greater than 250:1. Therefore, the etch selectivity of etch process 101 may be less than 40:1, less than 20:1, less than 10:1, less than 5:1 or less than 1:1 in embodiments. No measurable amount of silicon was etched using silicon oxide selective etch process 101 according to embodiments.
  • the exposed portion of silicon has an exposed surface having no native oxide or silicon oxide on the exposed surface in embodiments.
  • NH 3 was used as an example of a second precursor in FIG. 1 and the associated discussion.
  • the second precursor may comprise or consist of nitrogen and hydrogen.
  • the second precursor may include or more of N 2 H 2 , N 2 H 4 or NH 3 in embodiments. All precursors and processors given throughout the application apply to all embodiments presented herein.
  • the anhydrous hydrogen fluoride and/or the second precursor may further include one or more relatively inert gases (e.g. He, N 2 , Ar). Flow rates and ratios of the different gases may be used to control etch rates and etch selectivity.
  • the anhydrous hydrogen fluoride may be flowed into the substrate processing region at a flow rate of between about 10 sccm (standard cubic centimeters per minute) and 10,000 sccm in embodiments.
  • the second precursor may be flowed into the substrate processing region at a flow rate of between 10 sccm and 5,000 sccm or between 10 mg/m (milligrams per minute) and 5,000 mg/m in embodiments as appropriate.
  • Argon (Ar) and/or Helium (He) may be flowed along with either (or both, separately) precursor at a flow rate of between 0 sccm and 10,000 sccm.
  • gases and/or flows may be used depending on a number of factors including processing chamber configuration, substrate size, geometry and layout of features being etched.
  • Additional precursors may be combined in the substrate processing region through additional entryways or combined with the nitrogen-and-hydrogen-containing precursor prior to entry.
  • additional precursors include water vapor (H 2 O) or another precursor which comprises or consists of hydrogen and oxygen in embodiments.
  • the additional precursor may comprise an —OH chemical group according to embodiments, which includes water vapor and alcohols. Examples which do not contain hydrogen or fluorine have also been helpful.
  • the additional precursor may comprise or consist of silicon and fluorine.
  • the additional precursor may include Si X F Y (for example, SiF 4 or Si 2 F 6 ).
  • Adding a hydrogen-and-oxygen-containing precursor and/or including a silicon-and-fluorine-containing precursor to the substrate processing region during all etch processes described herein have helped to extend the accessible range of silicon oxide to silicon nitride etch selectivities.
  • FIG. 2 is a flow chart of a silicon oxide selective etch process 201 according to embodiments.
  • a structure Prior to the first operation, a structure is formed in a patterned substrate. The structure possesses exposed portions of silicon oxide and silicon (e.g. single crystal silicon or polysilicon). The patterned substrate is then delivered into a substrate processing region in operation 210 .
  • silicon oxide and silicon e.g. single crystal silicon or polysilicon
  • a flow of gas-phase HF (e.g. anhydrous HF) is initiated into the substrate processing region through a first channel of a dual-channel showerhead in operation 220 .
  • N 2 H 4 is flowed into the substrate processing region through a second channel of a dual-channel showerhead in operation 230 .
  • the first channel and the second channel are separate pathways, in embodiments, and the only path from the second channel to the first channel (or vice versa) is through the substrate processing region.
  • the first channel may comprise through-holes in the dual-channel showerhead and the second channel may comprise blind-holes which open into the substrate processing region but not directly into the region above the dual channel showerhead.
  • the second channel may comprise through-holes in the dual-channel showerhead and the first channel may comprise blind-holes in embodiments.
  • the gas-phase HF is combined with N 2 H 4 in the substrate processing region in operation 240 . Neither the N 2 H 4 nor the gas-phase HF are passed through any remote plasma before entering the substrate processing region according to embodiments.
  • the patterned substrate is selectively etched (operation 250 ) such that the exposed silicon oxide is selectively removed at a higher rate than the exposed second portion.
  • the substrate processing region may be plasma-free during all operations of selective silicon nitride etch process 201 or during operations 240 and 250 in embodiments.
  • the exposed second portion may comprise, consist essentially of or consist of silicon in embodiments.
  • the exposed second portion may comprise or consist of silicon and nitrogen according to embodiments. Process effluents and unreacted reactants are removed from the substrate processing region and then the substrate is removed from the processing region (operation 260 ).
  • the pressure in the substrate processing region may be greater than 0.1 Torr, greater than 1 Torr, greater than 10 Torr or greater than 25 Torr according to embodiments.
  • the pressure in the substrate processing region may be less than 1,000 Torr, less than 750 Torr, less than 500 Torr, less than 250 Torr, or less than 100 Torr in embodiments. Upper bounds of all parameters may be combined with lower bounds of the same parameters to form additional embodiments.
  • the pressure in the substrate processing region during the operation of selectively etching exposed silicon oxide is between 1 Torr and 30 Torr.
  • the temperature of the patterned substrate may be between 0° C. and 400° C., 20° C. and 300° C., 40° C. and 200° C., or between 50° C. and 150° C. in embodiments.
  • the etch rate of silicon oxide is less sensitive to patterned substrate temperature and the silicon etch rate remains essentially zero for all temperature ranges explored and recited herein.
  • the silicon nitride etch rate drops as patterned substrate temperature is raised.
  • the etch selectivity of silicon oxide relative to silicon nitride may be in the higher ranges (e.g. >100:1) for patterned substrate temperatures above 100° C. For patterned substrate temperatures below 40° C., the etch selectivity was observed to drop below 1:1 and plateau at 0.8:1 which allows the benefit of a very broad range of selectable SiO:SiN selectivities.
  • the patterned substrate may be heated above 100° C. to sublimate the etch by-products. Heating the substrate to remove etch by-products may occur between operations 150 and 160 or between 250 and 260 in the examples above.
  • the patterned substrate is heated in the same substrate processing region used for the etching operation to avoid any detrimental chemical alteration to the residual etch by-products.
  • the heating operation may be referred to as an in-situ heating operation or an in-situ anneal to convey that both operations occur in the same substrate processing region, without a need to move the patterned substrate in between.
  • the temperature of the patterned substrate may be below 100° C. during the operation of etching the exposed silicon oxide portion and then the temperature of the patterned substrate may be raised above 100° C. to remove etch by-products during the heating operation.
  • a “hot purge” may be used to remove the etch by-products if the temperature of the patterned substrate may be above 100° C. during the etching operation, in which case, the heating operation is optional.
  • the substrate processing region may be described herein as “plasma-free” during the etch processes described herein. Maintaining a plasma-free substrate processing region and employing the precursors described herein enable the achievement of high etch rate selectivity of silicon oxide relative to silicon and (tunably) silicon nitride.
  • the electron temperature may be less than 0.5 eV, less than 0.45 eV, less than 0.4 eV, or less than 0.35 eV within the substrate processing region during any or all operations described herein according to embodiments.
  • a benefit of the processes described herein include a reduction in plasma damage by using predominantly neutral species to perform the selective silicon oxide etch processes. Conventional plasma etch processes may include sputtering and bombardment components.
  • Another benefit of the processes described herein include a reduction in stress on delicate features on a patterned substrate compared to conventional wet etch processes which can cause bending and peeling of small features as a result of surface tension of liquid etchants.
  • FIG. 3A shows a cross-sectional view of an exemplary substrate processing chamber 1001 with a partitioned region within the processing chamber.
  • a process gas may be flowed through gas inlet assembly 1005 and into remote region 1015 .
  • a cooling plate 1003 , faceplate 1017 , ion suppressor 1023 , showerhead 1025 , and a substrate support 1065 (also known as a pedestal), having a substrate 1055 disposed thereon, are shown and may each be included according to embodiments.
  • Pedestal 1065 may have a heat exchange channel through which a heat exchange fluid flows to control the temperature of the substrate.
  • This configuration may allow the substrate 1055 temperature to be cooled or heated to maintain relatively low temperatures, such as between ⁇ 40° C. to 200° C.
  • Pedestal 1065 may also be resistively heated to relatively high temperatures, such as between 100° C. and 1100° C., using an embedded heater element.
  • Exemplary configurations may include having the gas inlet assembly 1005 open into a gas supply region 1058 partitioned from the remote region 1015 by faceplate 1017 so that the gases/species flow through the holes in the faceplate 1017 into the remote region 1015 .
  • a precursor for example anhydrous HF
  • the precursor may travel from the remote region 1015 through apertures in showerhead 1025 and react with a second precursor flowing into substrate processing region 1033 from a separate portion of the showerhead.
  • the showerhead may be called a dual-channel showerhead as result of the separate channels.
  • FIG. 3B shows a detailed view of the features affecting the processing gas distribution through faceplate 1017 .
  • the gas distribution assemblies such as showerhead 1025 for use in the processing chamber section 1001 may be referred to as dual-channel showerheads (DCSH) and are additionally detailed in the embodiments described in FIG. 3A as well as FIG. 3C herein.
  • the dual channel showerhead may provide for etching processes that allow for separation of etchants outside of the substrate processing region 1033 to provide limited interaction with chamber components and each other prior to being delivered into substrate processing region 1033 .
  • the showerhead 1025 may comprise an upper plate 1014 and a lower plate 1016 .
  • the plates may be coupled with one another to define a volume 1018 between the plates.
  • the coupling of the plates may be so as to provide first fluid channels 1019 through the upper and lower plates, and second fluid channels 1021 through the lower plate 1016 .
  • the formed channels may be configured to provide fluid access from the volume 1018 through the lower plate 1016 via second fluid channels 1021 alone, and the first fluid channels 1019 may be fluidly isolated from the volume 1018 between the plates and the second fluid channels 1021 .
  • the volume 1018 may be fluidly accessible through a side of the gas distribution assembly 1025 .
  • 3A-3C includes a dual-channel showerhead, it is understood that alternative distribution assemblies may be utilized that maintain first and second precursors fluidly isolated prior to substrate processing region 1033 .
  • a perforated plate and tubes underneath the plate may be utilized, although other configurations may operate with reduced efficiency or not provide as uniform processing as the dual-channel showerhead described.
  • a process gas may flow into remote region 1015 and then through first fluid channels 1019 of showerhead 1025 .
  • the process gas may include HF.
  • a plasma may not be generated and may not be present in substrate processing region 1033 during any or all operations presented herein.
  • a plasma may not be generated and may not be present in remote region 1015 during any or all operations presented herein.
  • the two regions may be referred to as plasma-free substrate processing region 1033 and plasma-free remote region 1015 .
  • the process gas may also include a carrier gas such as helium, argon, nitrogen (N 2 ), etc.
  • the showerhead may be referred to as a dual-channel showerhead as a result of the two distinct pathways into the substrate processing region.
  • the anhydrous hydrogen fluoride may be flowed through the through-holes in the dual-channel showerhead and the second precursor may pass through separate channels in the dual-channel showerhead.
  • the separate channels may open into the substrate processing region but not into the remote region as described above.
  • Combined flow rates of precursors into the substrate processing region may account for 0.05% to about 20% by volume of the overall gas mixture; the remainder being carrier gases.
  • FIG. 3C is a bottom view of a showerhead 1025 for use with a processing chamber in embodiments.
  • showerhead 1025 corresponds with the showerhead shown in FIG. 3A .
  • Through-holes 1031 which show a view of first fluid channels 1019 , may have a plurality of shapes and configurations to control and affect the flow of precursors through the showerhead 1025 .
  • Small holes 1027 which show a view of second fluid channels 1021 , may be distributed substantially evenly over the surface of the showerhead, even amongst the through-holes 1031 , which may help to provide more even mixing of the precursors as they exit the showerhead than other configurations.
  • FIG. 4 shows one such processing system (mainframe) 1101 of deposition, etching, baking, and curing chambers in embodiments.
  • a pair of front opening unified pods (load lock chambers 1102 ) supply substrates of a variety of sizes that are received by robotic arms 1104 and placed into a low pressure holding area 1106 before being placed into one of the substrate processing chambers 1108 a - f .
  • a second robotic arm 1110 may be used to transport the substrate wafers from the holding area 1106 to the substrate processing chambers 1108 a - f and back.
  • Each substrate processing chamber 1108 a - f can be outfitted to perform a number of substrate processing operations including the dry etch processes described herein in addition to cyclical layer deposition (CLD), atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, degas, orientation, and other substrate processes.
  • CLD cyclical layer deposition
  • ALD atomic layer deposition
  • CVD chemical vapor deposition
  • PVD physical vapor deposition
  • etch pre-clean, degas, orientation, and other substrate processes.
  • substrate may be a support substrate with or without layers formed thereon.
  • the patterned substrate may be an insulator or a semiconductor of a variety of doping concentrations and profiles and may, for example, be a semiconductor substrate of the type used in the manufacture of integrated circuits.
  • silicon of the patterned substrate is predominantly silicon but may include concentrations of other elemental constituents such as, e.g., nitrogen, oxygen, hydrogen and carbon.
  • silicon portions etched using the methods described herein consist of or consist essentially of silicon.
  • sicon oxide of the patterned substrate is predominantly SiO 2 but may include concentrations of other elemental constituents such as, e.g., nitrogen, hydrogen and carbon.
  • silicon oxide portions described herein consist of or consist essentially of silicon and oxygen.
  • silicon nitride of the patterned substrate is predominantly Si 3 N 4 but may include concentrations of other elemental constituents such as, e.g., oxygen, hydrogen and carbon.
  • silicon nitride portions described herein consist of or consist essentially of silicon and nitrogen.
  • gaps are used throughout with no implication that the etched geometry has a large horizontal aspect ratio. Viewed from above the surface, gaps may appear circular, oval, polygonal, rectangular, or a variety of other shapes.
  • a “trench” is a long gap.
  • a trench may be in the shape of a moat around an island of material whose aspect ratio is the length or circumference of the moat divided by the width of the moat.
  • via is used to refer to a low aspect ratio trench (as viewed from above) which may or may not be filled with metal to form a vertical electrical connection.
  • a conformal etch process refers to a generally uniform removal of material on a surface in the same shape as the surface, i.e., the surface of the etched layer and the pre-etch surface are generally parallel.
  • the etched interface likely cannot be 100% conformal and thus the term “generally” allows for acceptable tolerances.
  • inert gas refers to any gas which does not form chemical bonds when etching or being incorporated into a film.
  • exemplary inert gases include noble gases but may include other gases so long as no chemical bonds are formed when (typically) trace amounts are trapped in a film.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Analytical Chemistry (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

A method of etching silicon oxide on patterned heterogeneous structures is described and includes a gas phase etch using anhydrous vapor-phase HF. The HF is combined with an additional precursor in the substrate processing region. The HF may enter through one channel(s) and the additional precursor may flow through another channel(s) prior to forming the combination. The combination may be formed near the substrate. The silicon oxide etch selectivity relative to silicon nitride from is selectable from about one to several hundred. In all cases, the etch rate of exposed silicon, if present, is negligible. No precursors are excited in any plasma either outside or inside the substrate processing region according to embodiments. The additional precursor may be a nitrogen-and-hydrogen-containing precursor such as ammonia.

Description

    FIELD
  • Embodiments described herein relate to selectively removing silicon oxide.
  • BACKGROUND
  • Integrated circuits are made possible by processes which produce intricately patterned material layers on substrate surfaces. Producing patterned material on a substrate requires controlled methods for removal of exposed material. Chemical etching is used for a variety of purposes including transferring a pattern in photoresist into underlying layers, thinning layers or thinning lateral dimensions of features already present on the surface. Often it is desirable to have an etch process which removes one material faster than another helping e.g. a pattern transfer process proceed. Such an etch process is said to be selective to the first material. As a result of the diversity of materials, circuits and processes, etch processes have been developed with a selectivity towards a variety of materials.
  • Dry etch processes are often desirable for selectively removing material from semiconductor substrates. The desirability stems from the ability to gently remove material from miniature structures with minimal physical disturbance. Dry etch processes also allow the etch rate to be abruptly stopped by removing the gas phase reagents. Some dry-etch processes involve the exposure of a substrate to remote plasma by-products formed from one or more precursors. For example, remote plasma excitation of ammonia and nitrogen trifluoride enables silicon oxide to be selectively removed from a patterned substrate when the plasma effluents are flowed into the substrate processing region. Other remote plasma etch processes have also been developed to remove silicon oxide, however, the silicon oxide selectivity of these etch processes (relative to silicon nitride) can still benefit from additional flexibility.
  • Methods are needed to enable greater tenability of silicon oxide etch selectivity relative to silicon nitride and silicon for dry etch processes.
  • SUMMARY
  • A method of etching silicon oxide on patterned heterogeneous structures is described and includes a gas phase etch using anhydrous vapor-phase HF. The HF is combined with an additional precursor in the substrate processing region. The HF may enter through one channel and the additional precursor may flow through another channel prior to forming the combination. The combination may be formed near the substrate. The silicon oxide etch selectivity relative to silicon nitride from is selectable from about one to several hundred. In all cases, the etch rate of exposed silicon, if present, is negligible. No precursors are excited in any plasma either outside or inside the substrate processing region according to embodiments. The HF may be flowed through one set of channels in a dual-channel showerhead while the additional precursor is flowed through a second set of channels in the dual-channel showerhead. The additional precursor may be a nitrogen-and-hydrogen-containing precursor such as ammonia.
  • Embodiments described herein include methods of etching a patterned substrate. The methods include placing the patterned substrate in a substrate processing region of a substrate processing chamber. The patterned substrate has an exposed silicon oxide portion and an exposed silicon nitride portion. The methods further include flowing anhydrous hydrogen fluoride into the substrate processing region. The methods further include flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region. The methods further include combining the anhydrous hydrogen fluoride with the nitrogen-and-hydrogen-containing precursor within the substrate processing region. The methods further include dry etching the exposed silicon oxide portion. A selectivity of the dry etching operation (exposed silicon oxide:exposed silicon nitride) is selectable throughout the range from 1:1 through 250:1.
  • The exposed silicon nitride portion may consist or consist essentially of silicon and nitrogen. The exposed silicon oxide portion may consist or consist essentially of silicon and oxygen. The patterned substrate may further include an exposed silicon portion of one of single-crystal silicon, polysilicon or amorphous silicon. The exposed silicon oxide portion may be removed at a silicon oxide etch rate which is greater than a silicon nitride etch rate at which the exposed silicon nitride portion is removed. The substrate processing region may be plasma-free during the operation of dry-etching the exposed silicon oxide portion. The anhydrous hydrogen fluoride is not excited in any plasma prior to entering the substrate processing region in embodiments.
  • Embodiments described herein include methods of etching a patterned substrate. The methods include placing the patterned substrate in a substrate processing region of a substrate processing chamber. The patterned substrate has exposed silicon oxide and at least one of exposed silicon and exposed silicon nitride. The methods further include flowing HF vapor into a remote region fluidly coupled to the substrate processing region through a dual-channel showerhead. The HF vapor flows from the remote region to the substrate processing region through a first channel including through-holes through the dual-channel showerhead. The methods further include flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region through a second channel having holes which open into the substrate processing region but not directly into the remote region. The methods further include combining the HF vapor with the nitrogen-and-hydrogen-containing precursor in the substrate processing region. The methods further include etching the exposed silicon oxide more rapidly than the one of exposed silicon or exposed silicon nitride.
  • A selectivity of the operation (exposed silicon oxide: one of exposed silicon or exposed silicon nitride) may be greater than or about 75:1. Neither the HF vapor nor the nitrogen-and-hydrogen-containing precursor may flow through any plasma prior to entering the substrate processing region in some embodiments. The nitrogen-and-hydrogen-containing precursor may include one of N2H2, NH3, or N2H4. The nitrogen-and-hydrogen-containing precursor may consist only of nitrogen and hydrogen. A temperature of the patterned substrate may be between 40° C. and about 200° C. during the operation of etching the exposed silicon oxide.
  • Embodiments described herein include methods of etching a patterned substrate. The methods include placing the patterned substrate in a substrate processing region of a substrate processing chamber. The patterned substrate has an exposed silicon oxide portion and an exposed silicon portion. The methods further include flowing anhydrous HF into the substrate processing region. The methods further include flowing NH3 into the substrate processing region without first passing the NH3 through any plasma. The methods further include combining the anhydrous HF and the NH3 in the substrate processing region, and etching the exposed silicon oxide portion. The substrate processing region is plasma-free during the operation of etching the exposed silicon oxide portion. The substrate processing region is plasma-free during the operation of etching the exposed silicon oxide portion. A temperature of the patterned substrate is below 100° C. during the operation of etching the exposed silicon oxide portion. The methods further comprise heating the patterned substrate above 100° C. to remove etch by-products. The patterned substrate is not removed from the substrate processing region between the operations of etching the exposed silicon oxide portion and heating the patterned substrate. A pressure in the substrate processing region may be between 0.1 Torr and 1000 Torr during the operation of etching the exposed silicon oxide portion.
  • Additional embodiments and features are set forth in part in the description that follows, and in part will become apparent to those skilled in the art upon examination of the specification or may be learned by the practice of the disclosed embodiments. The features and advantages of the disclosed embodiments may be realized and attained by means of the instrumentalities, combinations, and methods described in the specification.
  • DESCRIPTION OF THE DRAWINGS
  • A further understanding of the nature and advantages of the disclosed technology may be realized by reference to the remaining portions of the specification and the drawings.
  • FIG. 1 shows a method of selectively etching silicon oxide according to embodiments.
  • FIG. 2 shows a method of selectively etching silicon oxide according to embodiments.
  • FIG. 3A shows a schematic cross-sectional view of a substrate processing chamber according to embodiments.
  • FIG. 3B shows a schematic cross-sectional view of a portion of a substrate processing chamber according to embodiments.
  • FIG. 3C shows a bottom view of a showerhead according to embodiments.
  • FIG. 4 shows a top view of an exemplary substrate processing system according to embodiments.
  • In the appended figures, similar components and/or features may have the same reference label. Further, various components of the same type may be distinguished by following the reference label by a dash and a second label that distinguishes among the similar components. If only the first reference label is used in the specification, the description is applicable to any one of the similar components having the same first reference label irrespective of the second reference label.
  • DETAILED DESCRIPTION
  • A method of etching silicon oxide on patterned heterogeneous structures is described and includes a gas phase etch using anhydrous vapor-phase HF. The HF is combined with an additional precursor in the substrate processing region. The HF may enter through one channel and the additional precursor may flow through another channel prior to forming the combination. The combination may be formed near the substrate. The silicon oxide etch selectivity relative to silicon nitride from is selectable from about one to several hundred. In all cases, the etch rate of exposed silicon, if present, is negligible. No precursors are excited in any plasma either outside or inside the substrate processing region according to embodiments. The HF may be flowed through one set of channels in a dual-channel showerhead while the additional precursor is flowed through a second set of channels in the dual-channel showerhead. The additional precursor may be a nitrogen-and-hydrogen-containing precursor such as ammonia.
  • Selective remote gas phase etch processes have been developed to remove silicon oxide relative to silicon nitride with an adjustable selectivity. The methods presented herein provide methods which do not rely on a remote plasma (or a local plasma). Some applications will benefit from the availability of a non-plasma option for removing silicon oxide.
  • To better understand and appreciate the embodiments, reference is now made to FIG. 1 which is a flow chart of a silicon oxide selective etch process 101 according to embodiments. Prior to the first operation, a structure is formed in a patterned substrate. The structure possesses exposed portions of silicon oxide and an exposed second portion formed from, e.g. silicon and/or silicon nitride. The substrate is then delivered into a substrate processing region in operation 110.
  • A flow of anhydrous hydrogen fluoride is initiated into the substrate processing region in operation 120. No plasma is ignited in the substrate processing region or upstream from the substrate processing region in embodiments. The substrate processing region may be referred to as a plasma-free substrate processing region during any or all operations described herein. NH3 is flowed into the substrate processing region, possibly concurrently, in operation 130. The anhydrous hydrogen fluoride is combined with NH3 in the plasma-free substrate processing region in operation 140. The NH3 is not passed through any remote plasma before entering the substrate processing region according to embodiments. Similarly, the anhydrous hydrogen fluoride is not passed through any remote plasma before entering the substrate processing region in embodiments.
  • The patterned substrate is selectively etched (operation 150) such that the exposed silicon oxide is selectively removed at a higher rate than the exposed second portion. The exposed second portion may comprise or consist of silicon in embodiments. The exposed second portion may comprise or consist of silicon and nitrogen according to embodiments. Process effluents and unreacted reactants are removed from the substrate processing region and then the substrate is removed from the processing region (operation 160).
  • Silicon oxide selective etch process 101 may be used to remove silicon oxide faster than silicon. The precursor combinations described herein have been found to produce surface-volatile reactants which predominantly etch the silicon oxide and leave silicon essentially alone. As a consequence, essentially no silicon is consumed resulting in extremely high etch selectivities. Silicon nitride may be etched at roughly the rate of the silicon oxide or silicon nitride may be etched at a very low rate. The silicon oxide selectivity relative to silicon nitride is therefore beneficially selectable. Exposed silicon portions and/or exposed silicon nitride portions are also present on the patterned substrate according to embodiments.
  • The selectivity of etch process 101 (exposed silicon oxide:exposed silicon nitride) may be greater than 75:1, greater than 90:1 or greater than 100:1 in embodiments. The selectivity of etch process 101 (exposed silicon oxide:exposed silicon) may be greater than 130:1, greater than 180:1 or greater than 250:1 according to embodiments. The combination of precursors and other process parameters described herein have been found to make the etch selectivity (exposed silicon oxide:exposed silicon nitride) selectable in the range from less than or about 1:1 to greater than 250:1. Therefore, the etch selectivity of etch process 101 may be less than 40:1, less than 20:1, less than 10:1, less than 5:1 or less than 1:1 in embodiments. No measurable amount of silicon was etched using silicon oxide selective etch process 101 according to embodiments. The exposed portion of silicon has an exposed surface having no native oxide or silicon oxide on the exposed surface in embodiments.
  • NH3 was used as an example of a second precursor in FIG. 1 and the associated discussion. Generally speaking, the second precursor may comprise or consist of nitrogen and hydrogen. The second precursor may include or more of N2H2, N2H4 or NH3 in embodiments. All precursors and processors given throughout the application apply to all embodiments presented herein.
  • The anhydrous hydrogen fluoride and/or the second precursor may further include one or more relatively inert gases (e.g. He, N2, Ar). Flow rates and ratios of the different gases may be used to control etch rates and etch selectivity. In an embodiment, the anhydrous hydrogen fluoride may be flowed into the substrate processing region at a flow rate of between about 10 sccm (standard cubic centimeters per minute) and 10,000 sccm in embodiments. The second precursor may be flowed into the substrate processing region at a flow rate of between 10 sccm and 5,000 sccm or between 10 mg/m (milligrams per minute) and 5,000 mg/m in embodiments as appropriate. Argon (Ar) and/or Helium (He) may be flowed along with either (or both, separately) precursor at a flow rate of between 0 sccm and 10,000 sccm. One of ordinary skill in the art would recognize that other gases and/or flows may be used depending on a number of factors including processing chamber configuration, substrate size, geometry and layout of features being etched. These process parameters apply to all examples described herein. Additional process parameters will be given following the example of FIG. 2.
  • Additional precursors may be combined in the substrate processing region through additional entryways or combined with the nitrogen-and-hydrogen-containing precursor prior to entry. Examples of additional precursors include water vapor (H2O) or another precursor which comprises or consists of hydrogen and oxygen in embodiments. The additional precursor may comprise an —OH chemical group according to embodiments, which includes water vapor and alcohols. Examples which do not contain hydrogen or fluorine have also been helpful. The additional precursor may comprise or consist of silicon and fluorine. The additional precursor may include SiXFY (for example, SiF4 or Si2F6). Adding a hydrogen-and-oxygen-containing precursor and/or including a silicon-and-fluorine-containing precursor to the substrate processing region during all etch processes described herein have helped to extend the accessible range of silicon oxide to silicon nitride etch selectivities.
  • Reference is now made to FIG. 2 which is a flow chart of a silicon oxide selective etch process 201 according to embodiments. Prior to the first operation, a structure is formed in a patterned substrate. The structure possesses exposed portions of silicon oxide and silicon (e.g. single crystal silicon or polysilicon). The patterned substrate is then delivered into a substrate processing region in operation 210.
  • A flow of gas-phase HF (e.g. anhydrous HF) is initiated into the substrate processing region through a first channel of a dual-channel showerhead in operation 220. N2H4 is flowed into the substrate processing region through a second channel of a dual-channel showerhead in operation 230. The first channel and the second channel are separate pathways, in embodiments, and the only path from the second channel to the first channel (or vice versa) is through the substrate processing region. The first channel may comprise through-holes in the dual-channel showerhead and the second channel may comprise blind-holes which open into the substrate processing region but not directly into the region above the dual channel showerhead. The roles may also be reversed, namely, the second channel may comprise through-holes in the dual-channel showerhead and the first channel may comprise blind-holes in embodiments. The gas-phase HF is combined with N2H4 in the substrate processing region in operation 240. Neither the N2H4 nor the gas-phase HF are passed through any remote plasma before entering the substrate processing region according to embodiments.
  • The patterned substrate is selectively etched (operation 250) such that the exposed silicon oxide is selectively removed at a higher rate than the exposed second portion. The substrate processing region may be plasma-free during all operations of selective silicon nitride etch process 201 or during operations 240 and 250 in embodiments. The exposed second portion may comprise, consist essentially of or consist of silicon in embodiments. The exposed second portion may comprise or consist of silicon and nitrogen according to embodiments. Process effluents and unreacted reactants are removed from the substrate processing region and then the substrate is removed from the processing region (operation 260).
  • During the operation of selectively etching exposed silicon oxide, the pressure in the substrate processing region may be greater than 0.1 Torr, greater than 1 Torr, greater than 10 Torr or greater than 25 Torr according to embodiments. The pressure in the substrate processing region may be less than 1,000 Torr, less than 750 Torr, less than 500 Torr, less than 250 Torr, or less than 100 Torr in embodiments. Upper bounds of all parameters may be combined with lower bounds of the same parameters to form additional embodiments. In a preferred embodiment, the pressure in the substrate processing region during the operation of selectively etching exposed silicon oxide is between 1 Torr and 30 Torr.
  • During the operation of selectively etching exposed silicon oxide. The temperature of the patterned substrate may be between 0° C. and 400° C., 20° C. and 300° C., 40° C. and 200° C., or between 50° C. and 150° C. in embodiments. The etch rate of silicon oxide is less sensitive to patterned substrate temperature and the silicon etch rate remains essentially zero for all temperature ranges explored and recited herein. On the other hand, the silicon nitride etch rate drops as patterned substrate temperature is raised. The etch selectivity of silicon oxide relative to silicon nitride may be in the higher ranges (e.g. >100:1) for patterned substrate temperatures above 100° C. For patterned substrate temperatures below 40° C., the etch selectivity was observed to drop below 1:1 and plateau at 0.8:1 which allows the benefit of a very broad range of selectable SiO:SiN selectivities.
  • For patterned substrate temperatures below about 100° C., there may be etch by-products which form on the exposed silicon oxide portions. Therefore, the patterned substrate may be heated above 100° C. to sublimate the etch by-products. Heating the substrate to remove etch by-products may occur between operations 150 and 160 or between 250 and 260 in the examples above. In embodiments, the patterned substrate is heated in the same substrate processing region used for the etching operation to avoid any detrimental chemical alteration to the residual etch by-products. The heating operation may be referred to as an in-situ heating operation or an in-situ anneal to convey that both operations occur in the same substrate processing region, without a need to move the patterned substrate in between. There is a significant cost benefit to performing etching and heating in the same substrate processing region since the throughput is increased due to a reduction in wafer handling (the patterned substrate is not removed from the substrate processing region between etching and heating in embodiments). In combination with the patterned substrate temperatures given previously, the temperature of the patterned substrate may be below 100° C. during the operation of etching the exposed silicon oxide portion and then the temperature of the patterned substrate may be raised above 100° C. to remove etch by-products during the heating operation. A “hot purge” may be used to remove the etch by-products if the temperature of the patterned substrate may be above 100° C. during the etching operation, in which case, the heating operation is optional.
  • The substrate processing region may be described herein as “plasma-free” during the etch processes described herein. Maintaining a plasma-free substrate processing region and employing the precursors described herein enable the achievement of high etch rate selectivity of silicon oxide relative to silicon and (tunably) silicon nitride. Alternatively, the electron temperature may be less than 0.5 eV, less than 0.45 eV, less than 0.4 eV, or less than 0.35 eV within the substrate processing region during any or all operations described herein according to embodiments. A benefit of the processes described herein include a reduction in plasma damage by using predominantly neutral species to perform the selective silicon oxide etch processes. Conventional plasma etch processes may include sputtering and bombardment components. Another benefit of the processes described herein include a reduction in stress on delicate features on a patterned substrate compared to conventional wet etch processes which can cause bending and peeling of small features as a result of surface tension of liquid etchants.
  • Exemplary hardware will now be described. FIG. 3A shows a cross-sectional view of an exemplary substrate processing chamber 1001 with a partitioned region within the processing chamber. During film etching, a process gas may be flowed through gas inlet assembly 1005 and into remote region 1015. A cooling plate 1003, faceplate 1017, ion suppressor 1023, showerhead 1025, and a substrate support 1065 (also known as a pedestal), having a substrate 1055 disposed thereon, are shown and may each be included according to embodiments. Pedestal 1065 may have a heat exchange channel through which a heat exchange fluid flows to control the temperature of the substrate. This configuration may allow the substrate 1055 temperature to be cooled or heated to maintain relatively low temperatures, such as between −40° C. to 200° C. Pedestal 1065 may also be resistively heated to relatively high temperatures, such as between 100° C. and 1100° C., using an embedded heater element.
  • Exemplary configurations may include having the gas inlet assembly 1005 open into a gas supply region 1058 partitioned from the remote region 1015 by faceplate 1017 so that the gases/species flow through the holes in the faceplate 1017 into the remote region 1015. A precursor, for example anhydrous HF, may be flowed into substrate processing region 1033 by embodiments of the showerhead described herein. The precursor may travel from the remote region 1015 through apertures in showerhead 1025 and react with a second precursor flowing into substrate processing region 1033 from a separate portion of the showerhead. The showerhead may be called a dual-channel showerhead as result of the separate channels.
  • FIG. 3B shows a detailed view of the features affecting the processing gas distribution through faceplate 1017. The gas distribution assemblies such as showerhead 1025 for use in the processing chamber section 1001 may be referred to as dual-channel showerheads (DCSH) and are additionally detailed in the embodiments described in FIG. 3A as well as FIG. 3C herein. The dual channel showerhead may provide for etching processes that allow for separation of etchants outside of the substrate processing region 1033 to provide limited interaction with chamber components and each other prior to being delivered into substrate processing region 1033.
  • The showerhead 1025 may comprise an upper plate 1014 and a lower plate 1016. The plates may be coupled with one another to define a volume 1018 between the plates. The coupling of the plates may be so as to provide first fluid channels 1019 through the upper and lower plates, and second fluid channels 1021 through the lower plate 1016. The formed channels may be configured to provide fluid access from the volume 1018 through the lower plate 1016 via second fluid channels 1021 alone, and the first fluid channels 1019 may be fluidly isolated from the volume 1018 between the plates and the second fluid channels 1021. The volume 1018 may be fluidly accessible through a side of the gas distribution assembly 1025. Although the exemplary system of FIGS. 3A-3C includes a dual-channel showerhead, it is understood that alternative distribution assemblies may be utilized that maintain first and second precursors fluidly isolated prior to substrate processing region 1033. For example, a perforated plate and tubes underneath the plate may be utilized, although other configurations may operate with reduced efficiency or not provide as uniform processing as the dual-channel showerhead described.
  • A process gas may flow into remote region 1015 and then through first fluid channels 1019 of showerhead 1025. The process gas may include HF. A plasma may not be generated and may not be present in substrate processing region 1033 during any or all operations presented herein. A plasma may not be generated and may not be present in remote region 1015 during any or all operations presented herein. The two regions may be referred to as plasma-free substrate processing region 1033 and plasma-free remote region 1015. The process gas may also include a carrier gas such as helium, argon, nitrogen (N2), etc. The showerhead may be referred to as a dual-channel showerhead as a result of the two distinct pathways into the substrate processing region. The anhydrous hydrogen fluoride may be flowed through the through-holes in the dual-channel showerhead and the second precursor may pass through separate channels in the dual-channel showerhead. The separate channels may open into the substrate processing region but not into the remote region as described above. Combined flow rates of precursors into the substrate processing region may account for 0.05% to about 20% by volume of the overall gas mixture; the remainder being carrier gases.
  • FIG. 3C is a bottom view of a showerhead 1025 for use with a processing chamber in embodiments. Showerhead 1025 corresponds with the showerhead shown in FIG. 3A. Through-holes 1031, which show a view of first fluid channels 1019, may have a plurality of shapes and configurations to control and affect the flow of precursors through the showerhead 1025. Small holes 1027, which show a view of second fluid channels 1021, may be distributed substantially evenly over the surface of the showerhead, even amongst the through-holes 1031, which may help to provide more even mixing of the precursors as they exit the showerhead than other configurations.
  • Embodiments of the dry etch systems may be incorporated into larger fabrication systems for producing integrated circuit chips. FIG. 4 shows one such processing system (mainframe) 1101 of deposition, etching, baking, and curing chambers in embodiments. In the figure, a pair of front opening unified pods (load lock chambers 1102) supply substrates of a variety of sizes that are received by robotic arms 1104 and placed into a low pressure holding area 1106 before being placed into one of the substrate processing chambers 1108 a-f. A second robotic arm 1110 may be used to transport the substrate wafers from the holding area 1106 to the substrate processing chambers 1108 a-f and back. Each substrate processing chamber 1108 a-f, can be outfitted to perform a number of substrate processing operations including the dry etch processes described herein in addition to cyclical layer deposition (CLD), atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, degas, orientation, and other substrate processes.
  • As used herein “substrate” may be a support substrate with or without layers formed thereon. The patterned substrate may be an insulator or a semiconductor of a variety of doping concentrations and profiles and may, for example, be a semiconductor substrate of the type used in the manufacture of integrated circuits. Exposed “silicon” of the patterned substrate is predominantly silicon but may include concentrations of other elemental constituents such as, e.g., nitrogen, oxygen, hydrogen and carbon. In some embodiments, silicon portions etched using the methods described herein consist of or consist essentially of silicon. Exposed “silicon oxide” of the patterned substrate is predominantly SiO2 but may include concentrations of other elemental constituents such as, e.g., nitrogen, hydrogen and carbon. In some embodiments, silicon oxide portions described herein consist of or consist essentially of silicon and oxygen. Exposed “silicon nitride” of the patterned substrate is predominantly Si3N4 but may include concentrations of other elemental constituents such as, e.g., oxygen, hydrogen and carbon. In some embodiments, silicon nitride portions described herein consist of or consist essentially of silicon and nitrogen.
  • The term “gap” is used throughout with no implication that the etched geometry has a large horizontal aspect ratio. Viewed from above the surface, gaps may appear circular, oval, polygonal, rectangular, or a variety of other shapes. A “trench” is a long gap. A trench may be in the shape of a moat around an island of material whose aspect ratio is the length or circumference of the moat divided by the width of the moat. The term “via” is used to refer to a low aspect ratio trench (as viewed from above) which may or may not be filled with metal to form a vertical electrical connection. As used herein, a conformal etch process refers to a generally uniform removal of material on a surface in the same shape as the surface, i.e., the surface of the etched layer and the pre-etch surface are generally parallel. A person having ordinary skill in the art will recognize that the etched interface likely cannot be 100% conformal and thus the term “generally” allows for acceptable tolerances.
  • The term “precursor” is used to refer to any process gas which takes part in a reaction to either remove material from or deposit material onto a surface. The phrase “inert gas” refers to any gas which does not form chemical bonds when etching or being incorporated into a film. Exemplary inert gases include noble gases but may include other gases so long as no chemical bonds are formed when (typically) trace amounts are trapped in a film.
  • Having disclosed several embodiments, it will be recognized by those of skill in the art that various modifications, alternative constructions, and equivalents may be used without departing from the spirit of the disclosed embodiments. Additionally, a number of well-known processes and elements have not been described to avoid unnecessarily obscuring the present embodiments. Accordingly, the above description should not be taken as limiting the scope of the claims.
  • Where a range of values is provided, it is understood that each intervening value, to the tenth of the unit of the lower limit unless the context clearly dictates otherwise, between the upper and lower limits of that range is also specifically disclosed. Each smaller range between any stated value or intervening value in a stated range and any other stated or intervening value in that stated range is encompassed. The upper and lower limits of these smaller ranges may independently be included or excluded in the range, and each range where either, neither or both limits are included in the smaller ranges is also encompassed within the embodiments, subject to any specifically excluded limit in the stated range. Where the stated range includes one or both of the limits, ranges excluding either or both of those included limits are also included.
  • As used herein and in the appended claims, the singular forms “a”, “an”, and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a process” includes a plurality of such processes and reference to “the dielectric material” includes reference to one or more dielectric materials and equivalents thereof known to those skilled in the art, and so forth.
  • Also, the words “comprise,” “comprising,” “include,” “including,” and “includes” when used in this specification and in the following claims are intended to specify the presence of stated features, integers, components, or steps, but they do not preclude the presence or addition of one or more other features, integers, components, steps, acts, or groups.

Claims (15)

1. A method of etching a patterned substrate, the method comprising:
placing the patterned substrate in a substrate processing region of a substrate processing chamber, wherein the patterned substrate has an exposed silicon oxide portion and an exposed silicon nitride portion;
flowing anhydrous hydrogen fluoride into the substrate processing region through a first channel comprising holes which open into the substrate processing region but not directly into the remote region;
flowing a nitrogen-and-hydrogen-containing precursor into a remote region fluidly coupled to the substrate processing region through a dual-channel showerhead, wherein the nitrogen-and-hydrogen-containing precursor flows from the remote region to the substrate processing region through a second channel comprising through-holes through the dual-channel showerhead;
combining the anhydrous hydrogen fluoride with the nitrogen-and-hydrogen-containing precursor within the substrate processing region, wherein the anhydrous hydrogen fluoride and the nitrogen-and-hydrogen-containing precursor do not encounter each other until after passing into the substrate processing region;
dry etching the exposed silicon oxide portion, wherein a selectivity of the dry etching operation (exposed silicon oxide:exposed silicon nitride) is selectable throughout the range from 1:1 through 250:1.
2. The method of claim 1 wherein the exposed silicon nitride portion consists essentially of silicon and nitrogen.
3. The method of claim 1 wherein the exposed silicon oxide portion consists essentially of silicon and oxygen.
4. The method of claim 1 wherein the patterned substrate further comprises an exposed silicon portion comprising one of single-crystal silicon, polysilicon or amorphous silicon.
5. The method of claim 1, wherein the exposed silicon oxide portion is removed at a silicon oxide etch rate which is greater than a silicon nitride etch rate at which the exposed silicon nitride portion is removed.
6. The method of claim 1 wherein the substrate processing region is plasma-free during the operation of dry-etching the exposed silicon oxide portion.
7. The method of claim 1 wherein the anhydrous hydrogen fluoride is not excited in any plasma prior to entering the substrate processing region.
8. A method of etching a patterned substrate, the method comprising:
placing the patterned substrate in a substrate processing region of a substrate processing chamber, wherein the patterned substrate has exposed silicon oxide and one of exposed silicon or exposed silicon nitride;
flowing dry HF vapor into a remote region fluidly coupled to the substrate processing region through a dual-channel showerhead, wherein the remote region is devoid of any nitrogen-and-hydrogen-containing precursor and the dry HF vapor flows from the remote region to the substrate processing region through a first channel comprising through-holes through the dual-channel showerhead;
flowing a nitrogen-and-hydrogen-containing precursor into the substrate processing region through a second channel comprising holes which open into the substrate processing region but not directly into the remote region;
combining the dry HF vapor with the nitrogen-and-hydrogen-containing precursor in the substrate processing region; and
etching the exposed silicon oxide more rapidly than the one of exposed silicon or exposed silicon nitride.
9. The method of claim 8 wherein a selectivity of the operation (exposed silicon oxide: one of exposed silicon or exposed silicon nitride) is greater than or about 75:1.
10. The method of claim 8 wherein neither the HF vapor nor the nitrogen-and-hydrogen-containing precursor flow through any plasma prior to entering the substrate processing region.
11. The method of claim 8 wherein the nitrogen-and-hydrogen-containing precursor comprises one of N2H2, NH3, or N2H4.
12. The method of claim 8 wherein the nitrogen-and-hydrogen-containing precursor consists only of nitrogen and hydrogen.
13. The method of claim 8 wherein a temperature of the patterned substrate is between 40° C. and about 200° C. during the operation of etching the exposed silicon oxide.
14. A method of etching a patterned substrate, the method comprising:
placing the patterned substrate in a substrate processing region of a substrate processing chamber, wherein the patterned substrate has an exposed silicon oxide portion and an exposed silicon portion;
flowing anhydrous HF into the substrate processing region through a first channel of a dual-channel showerhead;
flowing NH3 into the substrate processing region without first passing the NH3 through any plasma through a second channel of a dual channel showerhead;
combining the anhydrous HF and the NH3 in the substrate processing region, wherein the anhydrous HF and NH3 do not mix until each of the anhydrous HF and NH3 have passed into the substrate processing region, wherein the anhydrous HF is not combined with any nitrogen-and-hydrogen-containing precursor prior to entering the substrate processing region;
etching the exposed silicon oxide portion, wherein the substrate processing region is plasma-free during the operation of etching the exposed silicon oxide portion, wherein a temperature of the patterned substrate is below 100° C. during the operation of etching the exposed silicon oxide portion; and
heating the patterned substrate above 100° C. to remove etch by-products, wherein the patterned substrate is not removed from the substrate processing region between etching the exposed silicon oxide portion and heating the patterned substrate.
15. The method of claim 14 wherein a pressure in the substrate processing region is between 0.1 Torr and 1000 Torr during the operation of etching the exposed silicon oxide portion.
US14/818,165 2015-08-04 2015-08-04 Gas-phase silicon oxide selective etch Active US9564341B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/818,165 US9564341B1 (en) 2015-08-04 2015-08-04 Gas-phase silicon oxide selective etch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/818,165 US9564341B1 (en) 2015-08-04 2015-08-04 Gas-phase silicon oxide selective etch

Publications (2)

Publication Number Publication Date
US9564341B1 US9564341B1 (en) 2017-02-07
US20170040180A1 true US20170040180A1 (en) 2017-02-09

Family

ID=57908778

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/818,165 Active US9564341B1 (en) 2015-08-04 2015-08-04 Gas-phase silicon oxide selective etch

Country Status (1)

Country Link
US (1) US9564341B1 (en)

Cited By (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190378724A1 (en) * 2018-06-08 2019-12-12 Tokyo Electron Limited Etching method and etching apparatus
US10529737B2 (en) 2017-02-08 2020-01-07 Applied Materials, Inc. Accommodating imperfectly aligned memory holes
US10541113B2 (en) 2016-10-04 2020-01-21 Applied Materials, Inc. Chamber with flow-through source
US10541246B2 (en) 2017-06-26 2020-01-21 Applied Materials, Inc. 3D flash memory cells which discourage cross-cell electrical tunneling
US10546729B2 (en) 2016-10-04 2020-01-28 Applied Materials, Inc. Dual-channel showerhead with improved profile
US10573527B2 (en) 2018-04-06 2020-02-25 Applied Materials, Inc. Gas-phase selective etching systems and methods
US10573496B2 (en) 2014-12-09 2020-02-25 Applied Materials, Inc. Direct outlet toroidal plasma source
US10593560B2 (en) 2018-03-01 2020-03-17 Applied Materials, Inc. Magnetic induction plasma source for semiconductor processes and equipment
US10593553B2 (en) 2017-08-04 2020-03-17 Applied Materials, Inc. Germanium etching systems and methods
US10593523B2 (en) 2014-10-14 2020-03-17 Applied Materials, Inc. Systems and methods for internal surface conditioning in plasma processing equipment
US10600639B2 (en) 2016-11-14 2020-03-24 Applied Materials, Inc. SiN spacer profile patterning
US10607867B2 (en) 2015-08-06 2020-03-31 Applied Materials, Inc. Bolted wafer chuck thermal management systems and methods for wafer processing systems
US10615047B2 (en) 2018-02-28 2020-04-07 Applied Materials, Inc. Systems and methods to form airgaps
US10629473B2 (en) 2016-09-09 2020-04-21 Applied Materials, Inc. Footing removal for nitride spacer
US10672642B2 (en) 2018-07-24 2020-06-02 Applied Materials, Inc. Systems and methods for pedestal configuration
US10679870B2 (en) 2018-02-15 2020-06-09 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus
US10699879B2 (en) 2018-04-17 2020-06-30 Applied Materials, Inc. Two piece electrode assembly with gap for plasma control
US10727080B2 (en) 2017-07-07 2020-07-28 Applied Materials, Inc. Tantalum-containing material removal
US10755941B2 (en) 2018-07-06 2020-08-25 Applied Materials, Inc. Self-limiting selective etching systems and methods
US10770346B2 (en) 2016-11-11 2020-09-08 Applied Materials, Inc. Selective cobalt removal for bottom up gapfill
US10796922B2 (en) 2014-10-14 2020-10-06 Applied Materials, Inc. Systems and methods for internal surface conditioning assessment in plasma processing equipment
US10854426B2 (en) 2018-01-08 2020-12-01 Applied Materials, Inc. Metal recess for semiconductor structures
US10872778B2 (en) * 2018-07-06 2020-12-22 Applied Materials, Inc. Systems and methods utilizing solid-phase etchants
US10886137B2 (en) 2018-04-30 2021-01-05 Applied Materials, Inc. Selective nitride removal
US10892198B2 (en) 2018-09-14 2021-01-12 Applied Materials, Inc. Systems and methods for improved performance in semiconductor processing
US10903052B2 (en) 2017-02-03 2021-01-26 Applied Materials, Inc. Systems and methods for radial and azimuthal control of plasma uniformity
US10903054B2 (en) 2017-12-19 2021-01-26 Applied Materials, Inc. Multi-zone gas distribution systems and methods
US10920319B2 (en) 2019-01-11 2021-02-16 Applied Materials, Inc. Ceramic showerheads with conductive electrodes
US10920320B2 (en) 2017-06-16 2021-02-16 Applied Materials, Inc. Plasma health determination in semiconductor substrate processing reactors
US10943834B2 (en) 2017-03-13 2021-03-09 Applied Materials, Inc. Replacement contact process
US10964512B2 (en) 2018-02-15 2021-03-30 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus and methods
US11004689B2 (en) 2018-03-12 2021-05-11 Applied Materials, Inc. Thermal silicon etch
WO2021088670A1 (en) * 2019-11-05 2021-05-14 北京北方华创微电子装备有限公司 Etching method, air gap type dielectric layer, and dynamic random access memory
US11024486B2 (en) 2013-02-08 2021-06-01 Applied Materials, Inc. Semiconductor processing systems having multiple plasma configurations
US11049755B2 (en) 2018-09-14 2021-06-29 Applied Materials, Inc. Semiconductor substrate supports with embedded RF shield
US11062887B2 (en) 2018-09-17 2021-07-13 Applied Materials, Inc. High temperature RF heater pedestals
US11101136B2 (en) 2017-08-07 2021-08-24 Applied Materials, Inc. Process window widening using coated parts in plasma etch processes
US11121002B2 (en) 2018-10-24 2021-09-14 Applied Materials, Inc. Systems and methods for etching metals and metal derivatives
US11158527B2 (en) 2015-08-06 2021-10-26 Applied Materials, Inc. Thermal management systems and methods for wafer processing systems
US11239061B2 (en) 2014-11-26 2022-02-01 Applied Materials, Inc. Methods and systems to enhance process uniformity
US11264213B2 (en) 2012-09-21 2022-03-01 Applied Materials, Inc. Chemical control features in wafer process equipment
US11276559B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Semiconductor processing chamber for multiple precursor flow
US11276590B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Multi-zone semiconductor substrate supports
US11328909B2 (en) 2017-12-22 2022-05-10 Applied Materials, Inc. Chamber conditioning and removal processes
US11417534B2 (en) 2018-09-21 2022-08-16 Applied Materials, Inc. Selective material removal
US11437242B2 (en) 2018-11-27 2022-09-06 Applied Materials, Inc. Selective removal of silicon-containing materials
US11476093B2 (en) 2015-08-27 2022-10-18 Applied Materials, Inc. Plasma etching systems and methods with secondary plasma injection
US11594428B2 (en) 2015-02-03 2023-02-28 Applied Materials, Inc. Low temperature chuck for plasma processing systems
US11682560B2 (en) 2018-10-11 2023-06-20 Applied Materials, Inc. Systems and methods for hafnium-containing film removal
US11721527B2 (en) 2019-01-07 2023-08-08 Applied Materials, Inc. Processing chamber mixing systems
US11735441B2 (en) 2016-05-19 2023-08-22 Applied Materials, Inc. Systems and methods for improved semiconductor etching and component protection
US12057329B2 (en) 2016-06-29 2024-08-06 Applied Materials, Inc. Selective etch using material modification and RF pulsing

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7550534B2 (en) * 2020-05-15 2024-09-13 東京エレクトロン株式会社 Etching method and etching apparatus
US20220165578A1 (en) * 2020-11-25 2022-05-26 Tokyo Electron Limited Substrate processing method and substrate processing apparatus
US20240087910A1 (en) * 2022-09-14 2024-03-14 Applied Materials, Inc. Methods of highly selective silicon oxide removal

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6858532B2 (en) 2002-12-10 2005-02-22 International Business Machines Corporation Low defect pre-emitter and pre-base oxide etch for bipolar transistors and related tooling
US20050230350A1 (en) 2004-02-26 2005-10-20 Applied Materials, Inc. In-situ dry clean chamber for front end of line fabrication
US7416989B1 (en) * 2006-06-30 2008-08-26 Novellus Systems, Inc. Adsorption based material removal process
US7939422B2 (en) 2006-12-07 2011-05-10 Applied Materials, Inc. Methods of thin film process
US8252696B2 (en) 2007-10-22 2012-08-28 Applied Materials, Inc. Selective etching of silicon nitride
US20100018463A1 (en) * 2008-07-24 2010-01-28 Chen-Hua Yu Plural Gas Distribution System
US8211808B2 (en) 2009-08-31 2012-07-03 Applied Materials, Inc. Silicon-selective dry etch for carbon-containing films
US8501629B2 (en) 2009-12-23 2013-08-06 Applied Materials, Inc. Smooth SiConi etch for silicon-containing films
US8435902B2 (en) 2010-03-17 2013-05-07 Applied Materials, Inc. Invertable pattern loading with dry etch
US8475674B2 (en) 2010-04-30 2013-07-02 Applied Materials, Inc. High-temperature selective dry etch having reduced post-etch solid residue
US8741778B2 (en) 2010-12-14 2014-06-03 Applied Materials, Inc. Uniform dry etch in two stages
US8771539B2 (en) 2011-02-22 2014-07-08 Applied Materials, Inc. Remotely-excited fluorine and water vapor etch
US9034770B2 (en) 2012-09-17 2015-05-19 Applied Materials, Inc. Differential silicon oxide etch
US8801952B1 (en) 2013-03-07 2014-08-12 Applied Materials, Inc. Conformal oxide dry etch
JP6405958B2 (en) * 2013-12-26 2018-10-17 東京エレクトロン株式会社 Etching method, storage medium, and etching apparatus

Cited By (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11264213B2 (en) 2012-09-21 2022-03-01 Applied Materials, Inc. Chemical control features in wafer process equipment
US11024486B2 (en) 2013-02-08 2021-06-01 Applied Materials, Inc. Semiconductor processing systems having multiple plasma configurations
US10593523B2 (en) 2014-10-14 2020-03-17 Applied Materials, Inc. Systems and methods for internal surface conditioning in plasma processing equipment
US10796922B2 (en) 2014-10-14 2020-10-06 Applied Materials, Inc. Systems and methods for internal surface conditioning assessment in plasma processing equipment
US10707061B2 (en) 2014-10-14 2020-07-07 Applied Materials, Inc. Systems and methods for internal surface conditioning in plasma processing equipment
US11239061B2 (en) 2014-11-26 2022-02-01 Applied Materials, Inc. Methods and systems to enhance process uniformity
US11637002B2 (en) 2014-11-26 2023-04-25 Applied Materials, Inc. Methods and systems to enhance process uniformity
US10573496B2 (en) 2014-12-09 2020-02-25 Applied Materials, Inc. Direct outlet toroidal plasma source
US11594428B2 (en) 2015-02-03 2023-02-28 Applied Materials, Inc. Low temperature chuck for plasma processing systems
US12009228B2 (en) 2015-02-03 2024-06-11 Applied Materials, Inc. Low temperature chuck for plasma processing systems
US11158527B2 (en) 2015-08-06 2021-10-26 Applied Materials, Inc. Thermal management systems and methods for wafer processing systems
US10607867B2 (en) 2015-08-06 2020-03-31 Applied Materials, Inc. Bolted wafer chuck thermal management systems and methods for wafer processing systems
US11476093B2 (en) 2015-08-27 2022-10-18 Applied Materials, Inc. Plasma etching systems and methods with secondary plasma injection
US11735441B2 (en) 2016-05-19 2023-08-22 Applied Materials, Inc. Systems and methods for improved semiconductor etching and component protection
US12057329B2 (en) 2016-06-29 2024-08-06 Applied Materials, Inc. Selective etch using material modification and RF pulsing
US10629473B2 (en) 2016-09-09 2020-04-21 Applied Materials, Inc. Footing removal for nitride spacer
US11049698B2 (en) 2016-10-04 2021-06-29 Applied Materials, Inc. Dual-channel showerhead with improved profile
US10546729B2 (en) 2016-10-04 2020-01-28 Applied Materials, Inc. Dual-channel showerhead with improved profile
US10541113B2 (en) 2016-10-04 2020-01-21 Applied Materials, Inc. Chamber with flow-through source
US10770346B2 (en) 2016-11-11 2020-09-08 Applied Materials, Inc. Selective cobalt removal for bottom up gapfill
US10600639B2 (en) 2016-11-14 2020-03-24 Applied Materials, Inc. SiN spacer profile patterning
US10903052B2 (en) 2017-02-03 2021-01-26 Applied Materials, Inc. Systems and methods for radial and azimuthal control of plasma uniformity
US10529737B2 (en) 2017-02-08 2020-01-07 Applied Materials, Inc. Accommodating imperfectly aligned memory holes
US10943834B2 (en) 2017-03-13 2021-03-09 Applied Materials, Inc. Replacement contact process
US11276559B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Semiconductor processing chamber for multiple precursor flow
US11276590B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Multi-zone semiconductor substrate supports
US11361939B2 (en) 2017-05-17 2022-06-14 Applied Materials, Inc. Semiconductor processing chamber for multiple precursor flow
US11915950B2 (en) 2017-05-17 2024-02-27 Applied Materials, Inc. Multi-zone semiconductor substrate supports
US10920320B2 (en) 2017-06-16 2021-02-16 Applied Materials, Inc. Plasma health determination in semiconductor substrate processing reactors
US10541246B2 (en) 2017-06-26 2020-01-21 Applied Materials, Inc. 3D flash memory cells which discourage cross-cell electrical tunneling
US10727080B2 (en) 2017-07-07 2020-07-28 Applied Materials, Inc. Tantalum-containing material removal
US10593553B2 (en) 2017-08-04 2020-03-17 Applied Materials, Inc. Germanium etching systems and methods
US11101136B2 (en) 2017-08-07 2021-08-24 Applied Materials, Inc. Process window widening using coated parts in plasma etch processes
US10903054B2 (en) 2017-12-19 2021-01-26 Applied Materials, Inc. Multi-zone gas distribution systems and methods
US11328909B2 (en) 2017-12-22 2022-05-10 Applied Materials, Inc. Chamber conditioning and removal processes
US10861676B2 (en) 2018-01-08 2020-12-08 Applied Materials, Inc. Metal recess for semiconductor structures
US10854426B2 (en) 2018-01-08 2020-12-01 Applied Materials, Inc. Metal recess for semiconductor structures
US10679870B2 (en) 2018-02-15 2020-06-09 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus
US10964512B2 (en) 2018-02-15 2021-03-30 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus and methods
US10699921B2 (en) 2018-02-15 2020-06-30 Applied Materials, Inc. Semiconductor processing chamber multistage mixing apparatus
US11335565B2 (en) 2018-02-28 2022-05-17 Applied Materials, Inc. Systems and methods to form airgaps
TWI766433B (en) * 2018-02-28 2022-06-01 美商應用材料股份有限公司 Systems and methods to form airgaps
US10615047B2 (en) 2018-02-28 2020-04-07 Applied Materials, Inc. Systems and methods to form airgaps
US10593560B2 (en) 2018-03-01 2020-03-17 Applied Materials, Inc. Magnetic induction plasma source for semiconductor processes and equipment
US11004689B2 (en) 2018-03-12 2021-05-11 Applied Materials, Inc. Thermal silicon etch
US10573527B2 (en) 2018-04-06 2020-02-25 Applied Materials, Inc. Gas-phase selective etching systems and methods
US10699879B2 (en) 2018-04-17 2020-06-30 Applied Materials, Inc. Two piece electrode assembly with gap for plasma control
US10886137B2 (en) 2018-04-30 2021-01-05 Applied Materials, Inc. Selective nitride removal
US20190378724A1 (en) * 2018-06-08 2019-12-12 Tokyo Electron Limited Etching method and etching apparatus
US10872778B2 (en) * 2018-07-06 2020-12-22 Applied Materials, Inc. Systems and methods utilizing solid-phase etchants
US10755941B2 (en) 2018-07-06 2020-08-25 Applied Materials, Inc. Self-limiting selective etching systems and methods
US10672642B2 (en) 2018-07-24 2020-06-02 Applied Materials, Inc. Systems and methods for pedestal configuration
US10892198B2 (en) 2018-09-14 2021-01-12 Applied Materials, Inc. Systems and methods for improved performance in semiconductor processing
US11049755B2 (en) 2018-09-14 2021-06-29 Applied Materials, Inc. Semiconductor substrate supports with embedded RF shield
US11062887B2 (en) 2018-09-17 2021-07-13 Applied Materials, Inc. High temperature RF heater pedestals
US11417534B2 (en) 2018-09-21 2022-08-16 Applied Materials, Inc. Selective material removal
US11682560B2 (en) 2018-10-11 2023-06-20 Applied Materials, Inc. Systems and methods for hafnium-containing film removal
US11121002B2 (en) 2018-10-24 2021-09-14 Applied Materials, Inc. Systems and methods for etching metals and metal derivatives
US11437242B2 (en) 2018-11-27 2022-09-06 Applied Materials, Inc. Selective removal of silicon-containing materials
US11721527B2 (en) 2019-01-07 2023-08-08 Applied Materials, Inc. Processing chamber mixing systems
US10920319B2 (en) 2019-01-11 2021-02-16 Applied Materials, Inc. Ceramic showerheads with conductive electrodes
WO2021088670A1 (en) * 2019-11-05 2021-05-14 北京北方华创微电子装备有限公司 Etching method, air gap type dielectric layer, and dynamic random access memory
US11948805B2 (en) 2019-11-05 2024-04-02 Beijing Naura Microelectronics Equipment Co., Ltd. Etching method, air-gap dielectric layer, and dynamic random-access memory

Also Published As

Publication number Publication date
US9564341B1 (en) 2017-02-07

Similar Documents

Publication Publication Date Title
US9564341B1 (en) Gas-phase silicon oxide selective etch
US9576815B2 (en) Gas-phase silicon nitride selective etch
US9472417B2 (en) Plasma-free metal etch
JP7123976B2 (en) Anhydrous etching method
US10727080B2 (en) Tantalum-containing material removal
US9837284B2 (en) Oxide etch selectivity enhancement
US9478434B2 (en) Chlorine-based hardmask removal
US9449843B1 (en) Selectively etching metals and metal nitrides conformally
US9373522B1 (en) Titanium nitride removal
US9299583B1 (en) Aluminum oxide selective etch
KR102710609B1 (en) PECVD tungsten-containing hardmask films and methods for manufacturing the same
US9355856B2 (en) V trench dry etch
US20180025900A1 (en) Alkali metal and alkali earth metal reduction
CN109417048A (en) Flowable amorphous silicon film for gap filling application
US9859128B2 (en) Self-aligned shielding of silicon oxide
US9875907B2 (en) Self-aligned shielding of silicon oxide
US9991129B1 (en) Selective etching of amorphous silicon over epitaxial silicon
US10872778B2 (en) Systems and methods utilizing solid-phase etchants

Legal Events

Date Code Title Description
AS Assignment

Owner name: APPLIED MATERIALS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, JINGJING;WANG, ANCHUAN;INGLE, NITIN K.;REEL/FRAME:036963/0598

Effective date: 20150813

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8