US20170033224A1 - Method for improved fin profile - Google Patents
Method for improved fin profile Download PDFInfo
- Publication number
- US20170033224A1 US20170033224A1 US14/812,653 US201514812653A US2017033224A1 US 20170033224 A1 US20170033224 A1 US 20170033224A1 US 201514812653 A US201514812653 A US 201514812653A US 2017033224 A1 US2017033224 A1 US 2017033224A1
- Authority
- US
- United States
- Prior art keywords
- fin
- hardmask layer
- trench
- taper angle
- elevation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 56
- 238000005530 etching Methods 0.000 claims abstract description 27
- 239000000463 material Substances 0.000 claims description 17
- 239000000758 substrate Substances 0.000 claims description 11
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 230000005669 field effect Effects 0.000 claims description 4
- 238000012546 transfer Methods 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 description 22
- 230000015572 biosynthetic process Effects 0.000 description 18
- 238000004519 manufacturing process Methods 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000001681 protective effect Effects 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 239000004734 Polyphenylene sulfide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- -1 for example Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229920006122 polyamide resin Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 229920001955 polyphenylene ether Polymers 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229920006337 unsaturated polyester resin Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
Definitions
- the present disclosure relates to a semiconductor structure and more particularly a method for formation of a semiconductor structure having an improved fin profile.
- a substrate For formation of a FinFET semiconductor structure a semiconductor substrate, a substrate can be provided.
- the substrate can be provided by silicon wafer.
- Fin trenches can be formed in the substrate to define fins. Fin trenches can be formed using an available etching technology. Hardmask layers can be used in the formation of trenches.
- Formed fins that can be formed by way of trench formation can include a fin profile.
- a fin profile can include a taper.
- a taper of a fin can increase with increases in fin height.
- a method can include performing an etching process to define a fin trench having a first depth less that a target height of fin.
- a method can also include protecting sidewalls defining the fin trench.
- a method can also include performing a second etching process to increase a depth of the fin trench.
- FIG. 1 is flow diagram illustrating a method for formation of a fin
- FIG. 2 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after formation of hardmask layers for fin trench formation;
- FIG. 3 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after performing an etching process for formation of fin trenches;
- FIG. 4 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after formation of a layer to protect sidewalls defining a fin trench;
- FIG. 5 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after performing a second etching process to increase a depth of a fin trench;
- FIG. 6 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after removing of a hardmask layer;
- FIG. 7 is a fin lengthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after formation of a field effect transistor (FET) on a fin.
- FET field effect transistor
- FIGS. 8 and 9 are fin widthwise cross-sectional views for illustrating a feature as set forth herein.
- a method can include at block 10 performing an etching process to form a fin trench having a first depth, the first depth being less than a target height of a fin.
- a method can also include at block 20 forming a layer to protect sidewalls defining the fin trench.
- a method can also include at block 30 performing a second etching process to increase a depth of the fin trench.
- FIG. 2 shows a semiconductor structure 100 in an intermediary stage of fabrication.
- Semiconductor structure 100 can include a substrate 102 , hardmask layer 210 and hardmask layer 214 .
- Hardmask layer 210 and hardmask layer 214 can be patterned hardmask layers that can define a pattern for formation of fin trenches and for formation of fins.
- Hardmask layer 210 and hardmask layer 214 can be formed of a dielectric material, e.g., oxide or nitride in one embodiment.
- hardmask layer 210 and hardmask layer 214 can be formed of a common material.
- hardmask layer 210 and hardmask layer 214 can be formed of different materials.
- hardmask layer 214 can be replaced by a single hardmask layer, or a hardmask layer structure having a plurality of layers.
- Hardmask layer 210 and hardmask layer 214 can be formed using a sidewall image transfer (SIT) process in one embodiment.
- Substrate 102 can be formed, e.g., of silicon (si) or silicon germanium (SiGe).
- FIG. 3 shows the semiconductor structure 100 as shown in FIG. 2 after formation of fin trench 220 .
- FIG. 3 illustrates performance of an etching process in accordance with block 10 ( FIG. 1 ).
- material of substrate 102 can be removed to define a fin trench 220 .
- a plurality of fin trenches 220 can be formed in one embodiment.
- An etching process can be used to form trenches 220 .
- fins 1022 can be defined.
- trench 220 can have a first depth of D 1 .
- the depth D 1 can be less than a target height of a fin 1022 .
- a target height of a fin 1022 can be a height of fin 1022 when fabrication of fin 1022 has been completed.
- the depth D 1 can be substantial equal to target height of a chemical region of a fin.
- a target height of a channel region can be regarded as a height of a field effect transistor (FET) channel region when fabrication of the FET on semiconductor structure 100 has been completed.
- Elevation 1025 can be a top elevation of substrate 102 and fin 1022 .
- Elevation 1026 can be a bottom elevation of fin trench 220 after performance of block 10 to form a fin trench 220 having a first depth.
- performing an etching process at block 10 can include terminating an etching process prior to a fin trench reaching a target height of a fin 1022 .
- FIG. 4 illustrates semiconductor structure 100 as shown in FIG. 3 after formation of hardmask layer 230 .
- FIG. 4 illustrates forming a layer to protect sidewalls 1023 defining fin trench 220 in accordance with block 20 in one embodiment.
- Hardmask layer 230 can be formed of a dielectric material, e.g., oxide or nitride in one embodiment. Hardmask layer 230 can be later removed and therefore can be regarded as sacrificial hardmask layer.
- Hardmask layer 230 can be conformally formed on fins 1022 so that sidewalls 1023 defining fin trenches 220 can be covered by hardmask layer 230 .
- Sidewalls 1023 defining fin trenches 220 can also define fins 1022 .
- Sidewalls 1023 defining fin trenches 220 and fins 1022 can be regarded a sidewalls 1023 of fin trenches 220 and can also be regarded sidewalls 1023 of fins 1022 .
- FIG. 5 illustrates semiconductor structure 100 as shown in FIG. 4 after performing further etching to increase a depth of a fin trench 220 .
- FIG. 5 illustrates performing a second etch to increase depth of a fin trench 220 in accordance with block 30 in one embodiment.
- a high aspect ratio etching process can be used for the etching depicted in FIG. 5 .
- etching of material in a vertical direction can be performed preferentially to etching of material in a horizontal direction. Accordingly, as shown in FIG.
- material of hardmask layer 230 at a bottom of fin trench 220 and at a top of fin sections of hardmask layer 230 can be removed to define gaps 2302 of hardmask layer 230 within fin trench 220 and gaps 2304 of hardmask layer 230 at a top of a fin section of hardmask layer 230 without removal of substantial material sections of hardmask layer 230 covering and protecting sidewalls 1023 .
- Hardmask layer 230 can remain to protect sidewalls 1023 . With sidewalls 1023 protected, sidewalls 1023 can be made resistant to recessing during performance of block 30 to increase a depth of fin trench 220 .
- a fin trench 220 can have a depth D 2 .
- the depth of fin trenches 220 can define a height of fin 1022 so that on completion of the etch depicted in FIG. 5 fins 1022 can have a height of D 2 .
- the height D 2 in one embodiment can be a target height of a fin 1022 , i.e., a height of fin 1022 when fabrication of fin 1022 has been completed.
- the height D 2 in one embodiment can be selected independently of D 1 .
- FIG. 6 illustrates semiconductor structure 10 as shown in FIG. 5 after removal of hardmask layer 230 . It is seen with reference to FIG. 6 that on removal of hardmask layer 230 fin trenches 220 can be defined that yield an improved profile for fin 1022 . With the presence of hardmask layer 230 a taper of fin 1022 can be preserved so that fin 1022 exhibits a taper as would be expected in the case fins 1022 exhibited a fin height in completed form of D 1 (and not the actual fin height D 2 as shown in FIG. 6 ).
- a fin 1022 after fabrication of fin 1022 has been complete can exhibit a substantially step pattern fin profile.
- Fin 1022 can have a non-uniform fin taper angle.
- fin 1022 can have a substantially uniform width N 1 and a substantially uniform fin taper angle.
- the fin taper angle at elevation region 2202 can be a substantially vertical fin taper angle in one embodiment.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 10 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 5 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 4 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 3 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 2 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 1 degree. Elevation region 2202 can be an elevation region above elevation 1026 and spaced apart from elevation 1026 . Elevation 1026 can be an elevation of a bottom of fin trench 220 after performance of block 10 .
- fin 1022 can have a changing fin taper angle. Elevation region 2204 can be a region adjacent to and above elevation 1026 . A fin taper angle at elevation region 2204 can increase with decreasing elevation throughout elevation region 2204 . At a top of elevation region 2204 , fin 1022 can have a taper angle of less than 10 degrees. At a bottom of elevation region 2204 , fin 1022 can have a taper angle of greater than 20 degrees, and in one embodiment, greater than 30 degrees, and in one embodiment, greater than 45 degrees, and in one embodiment, greater than 60 degrees, and in one embodiment, greater than 75 degrees. A taper angle at a bottom of elevation region 2204 can approach 90 degrees in one embodiment.
- fin 1022 can have a substantially uniform width N 2 and a substantially uniform fin taper angle.
- the fin taper angle at elevation region 2206 can be a substantially vertical fin taper angle in one embodiment.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 10 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 5 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 4 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 3 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 2 degrees.
- a substantially vertical fin taper angle can be a fin taper angle of less than about 1 degree. In one embodiment, a fin taper angle at one or more of elevation region 2202 or elevation region 2206 can be other than a substantially uniform fin taper angle. In one embodiment, a fin taper angle at one or more of elevation region 2202 or elevation region 2206 can be other than a substantially vertical fin taper angle.
- a substantially uniform fin taper angle at elevation region 2206 can be greater than a substantially uniform fin taper angle at elevation region 2202 , in one embodiment, more than 1 degree greater, in one embodiment, more than 2 degrees greater, in one embodiment more than 3 degrees greater, in one embodiment, more than 5 degrees greater.
- FIG. 7 illustrates semiconductor structure 100 as shown in FIG. 6 after fabricating of a field effect transistor (FET) 50 on fin 1022 .
- Fabrication of FET 50 can include stages to form source-drains 302 and gates 306 having gate dielectric layer 308 , one or more gate work function layer 310 , gate capping layer 312 , and gate spacers 314 .
- Semiconductor structure 100 can include a substrate 102 having fins 1022 defined by formation of fin trenches 220 (not shown but in the foreground and background of the cross sectional view of FIG. 7 ).
- Elevation 1025 depicts a top elevation of substrate 102 and fin 1022 .
- Elevation 1026 depicts a bottom elevation of fin trench 220 and fin 1022 after performance of block 10 .
- Elevation 1027 depicts a bottom elevation of fin trench 220 and fin 1022 after performance of block 30 .
- FET 50 can include a channel region 320 .
- channel region 320 can have a channel height substantially equal to the first depth D 1 , which as explained with reference to FIG. 1 can be the depth of fin trench 220 after performance of block 10 .
- Semiconductor structure 100 can be configured so that elevation 1027 is substantially at a bottom elevation of channel region 320 in one embodiment.
- fin 1022 can be designed to have an ideal rectilinear profile as depicted by dashed line 340 . However, because of fin tapered resulting from increases in fin trench depth, fin 1022 can actually have a taper profile as depicted in FIG. 8 . In such one embodiment, fin 1022 can have an ideal uniform width W but an actual width can be significantly larger than W in some sections of fin 1022 as depicted in FIG. 8 . In an active mode of a FET 50 as shown in FIG.
- charges 150 can be drawn into a location adjacent to gate 306 to define a channel allowing charges to pass between a first source-drain 302 (not shown but in a foreground of the cross sectional view of FIG. 8 ) and a second source-drain 302 (not shown but in the background of FIG. 8 ).
- a depletion mode charges are ideally no longer drawn to a location adjacent to gate 306 , and FET 50 shuts off. That is, in a depletion mode, all changes can be ideally completely removed from fin 1022 .
- problems can occur during depletion mode operation.
- gate 306 can be controlled in a depletion made to remove charges from fin 1022 based on fin 1022 having an ideal uniform width W.
- a width of fin 1022 can be larger than W in some sections, all changes may not be removed during depletion made operation and residual charges 1502 as depicted in FIG. 9 can undesirably remain in a channel region of fin in a depletion mode. Because of residual charges 1502 , a conductive path between first and second source-drains 302 may remain in a depletion mode. Accordingly, it can be seen that a fin taper approaching vertical can improved operation of semiconductor structure 100 at least by reducing risk of unwanted charges remaining in a fin 1022 in a depletion mode.
- a depth of fin trench 220 after performance of block 10 can be provided so that D 1 is substantially equal to a target height of a channel region 320 as depicted in FIG. 7 .
- Providing D 1 to be substantially equal to a target height of a channel region can be encourage the formation of sidewalls 1023 of fin 1022 that are substantially vertical in a section of fin 1022 , the channel region 320 , where a vertical profile can be particularly important to the operation of fin 1022 .
- Providing sidewalls 1023 of a fin 1022 at a channel region 320 of fin 1022 to have substantially vertical taper angle can conserve power dissipation by FET 50 when FET 50 is controlled for flow of current through channel region 320 .
- a substantially rectilinear profile in a channel region e.g., as described in connection with FIG. 6 can provide control and power consumption advantages as has been explained herein.
- a larger width N 2 at elevation region 2206 can e.g., provide a larger surface area for source-drain epi growth and/or for associated stressor structures.
- Increases in fin trench depth can cause problems other than those relating to an increased fin taper.
- An increase in a fin trench depth can lead to fin shape and therefore device variability.
- As a fin trench depth increases it may become more difficult to repeat the dimensions of a device such as a FET from device to device.
- source-drains that are often formed via epitaxial growth and/or implantation of impurities can be more likely to assume significantly different geometries from device to device as a fin trench depth is increased and as fin shape variability is correspondingly increased.
- Each of the formed layers as set forth herein, e.g., layer 102 , layer 210 , layer 214 and/or layer 230 can be formed by way of deposition using any of a variety of deposition processes, including, for example, physical vapor deposition (PVD), atomic layer deposition (ALD), chemical vapor deposition (CVD), sputtering, or other known processes, depending on the material composition of the layer.
- PVD physical vapor deposition
- ALD atomic layer deposition
- CVD chemical vapor deposition
- sputtering or other known processes, depending on the material composition of the layer.
- a protective mask layer as set forth herein may include a material such as, for example, silicon, silicon nitride, silicon oxide, or silicon oxynitride, and may be deposited using conventional deposition processes, such as, for example, CVD or plasma-enhanced CVD (PECVD).
- PECVD plasma-enhanced CVD
- other mask materials may be used depending upon the materials used in semiconductor structure.
- a protective mask layer may be or include an organic material.
- a protective mask layer may be or include an organic polymer, for example, polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylene ether resin, polyphenylenesulfide resin or benzocyclobutene (BCB).
- organic polymer for example, polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylene ether resin, polyphenylenesulfide resin or benzocyclobutene (BCB).
- Removing material of a layer as set forth herein, e.g., layer 102 , layer 210 , layer 214 and/or layer 230 can be achieved by any suitable etching process, such as dry or wet etching processing.
- etching process such as dry or wet etching processing.
- isotropic dry etching may be used by, for example, ion beam etching, plasma etching or isotropic RIE.
- isotropic wet etching may also be performed using etching solutions selective to the material subject to removal.
- a method or device that “comprises”, “has”, “includes” or “contains” one or more steps or elements possesses those one or more steps or elements, but is not limited to possessing only those one or more steps or elements.
- a step of a method or an element of a device that “comprises”, “has”, “includes” or “contains” one or more features possesses those one or more features, but is not limited to possessing only those one or more features, and forms of the term “define” encompass relationships wherein an element is partially defined as well as relationships where an element is entirely defined.
- a device or structure that is configured in a certain way is configured in at least that way, but may also be configured in ways that are not listed. Methods and apparatus set forth herein as having a certain number of elements can be practiced with less than or more than the certain number of elements.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Plasma & Fusion (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- The present disclosure relates to a semiconductor structure and more particularly a method for formation of a semiconductor structure having an improved fin profile.
- For formation of a FinFET semiconductor structure a semiconductor substrate, a substrate can be provided. The substrate can be provided by silicon wafer. Fin trenches can be formed in the substrate to define fins. Fin trenches can be formed using an available etching technology. Hardmask layers can be used in the formation of trenches.
- Formed fins that can be formed by way of trench formation can include a fin profile. In one aspect a fin profile can include a taper. A taper of a fin can increase with increases in fin height.
- A method can include performing an etching process to define a fin trench having a first depth less that a target height of fin. A method can also include protecting sidewalls defining the fin trench. A method can also include performing a second etching process to increase a depth of the fin trench.
- One or more aspects of the present disclosure are particularly pointed out and distinctly claimed as examples in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 is flow diagram illustrating a method for formation of a fin; -
FIG. 2 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after formation of hardmask layers for fin trench formation; -
FIG. 3 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after performing an etching process for formation of fin trenches; -
FIG. 4 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after formation of a layer to protect sidewalls defining a fin trench; -
FIG. 5 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after performing a second etching process to increase a depth of a fin trench; -
FIG. 6 is a fin widthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after removing of a hardmask layer; -
FIG. 7 is a fin lengthwise cross sectional side view of a semiconductor structure in an intermediary stage of fabrication after formation of a field effect transistor (FET) on a fin. -
FIGS. 8 and 9 are fin widthwise cross-sectional views for illustrating a feature as set forth herein. - Referring to
FIG. 1 a method can include atblock 10 performing an etching process to form a fin trench having a first depth, the first depth being less than a target height of a fin. A method can also include atblock 20 forming a layer to protect sidewalls defining the fin trench. A method can also include atblock 30 performing a second etching process to increase a depth of the fin trench. -
FIG. 2 shows asemiconductor structure 100 in an intermediary stage of fabrication.Semiconductor structure 100 can include asubstrate 102,hardmask layer 210 andhardmask layer 214.Hardmask layer 210 andhardmask layer 214 can be patterned hardmask layers that can define a pattern for formation of fin trenches and for formation of fins.Hardmask layer 210 andhardmask layer 214 can be formed of a dielectric material, e.g., oxide or nitride in one embodiment. In one embodiment,hardmask layer 210 andhardmask layer 214 can be formed of a common material. In one embodiment,hardmask layer 210 andhardmask layer 214 can be formed of different materials. In one embodiment,hardmask layer 214 can be replaced by a single hardmask layer, or a hardmask layer structure having a plurality of layers.Hardmask layer 210 andhardmask layer 214 can be formed using a sidewall image transfer (SIT) process in one embodiment.Substrate 102 can be formed, e.g., of silicon (si) or silicon germanium (SiGe). -
FIG. 3 shows thesemiconductor structure 100 as shown inFIG. 2 after formation offin trench 220.FIG. 3 illustrates performance of an etching process in accordance with block 10 (FIG. 1 ). In one embodiment, material ofsubstrate 102 can be removed to define afin trench 220. A plurality offin trenches 220 can be formed in one embodiment. An etching process can be used to formtrenches 220. With the formation oftrenches 220fins 1022 can be defined. In the stage shown inFIG. 3 ,trench 220 can have a first depth of D1. The depth D1 can be less than a target height of afin 1022. A target height of afin 1022 can be a height offin 1022 when fabrication offin 1022 has been completed. - In one embodiment, the depth D1 can be substantial equal to target height of a chemical region of a fin. A target height of a channel region can be regarded as a height of a field effect transistor (FET) channel region when fabrication of the FET on
semiconductor structure 100 has been completed.Elevation 1025 can be a top elevation ofsubstrate 102 andfin 1022.Elevation 1026 can be a bottom elevation offin trench 220 after performance ofblock 10 to form afin trench 220 having a first depth. - In one aspect performing an etching process at
block 10 can include terminating an etching process prior to a fin trench reaching a target height of afin 1022. -
FIG. 4 illustratessemiconductor structure 100 as shown inFIG. 3 after formation ofhardmask layer 230.FIG. 4 illustrates forming a layer to protectsidewalls 1023 definingfin trench 220 in accordance withblock 20 in one embodiment.Hardmask layer 230 can be formed of a dielectric material, e.g., oxide or nitride in one embodiment.Hardmask layer 230 can be later removed and therefore can be regarded as sacrificial hardmask layer.Hardmask layer 230 can be conformally formed onfins 1022 so thatsidewalls 1023 definingfin trenches 220 can be covered byhardmask layer 230.Sidewalls 1023 definingfin trenches 220 can also define fins 1022.Sidewalls 1023 definingfin trenches 220 andfins 1022 can be regarded asidewalls 1023 offin trenches 220 and can also be regardedsidewalls 1023 offins 1022. -
FIG. 5 illustratessemiconductor structure 100 as shown inFIG. 4 after performing further etching to increase a depth of afin trench 220.FIG. 5 illustrates performing a second etch to increase depth of afin trench 220 in accordance withblock 30 in one embodiment. A high aspect ratio etching process can be used for the etching depicted inFIG. 5 . Using a high aspect ratio etch process, etching of material in a vertical direction can be performed preferentially to etching of material in a horizontal direction. Accordingly, as shown inFIG. 5 , material ofhardmask layer 230 at a bottom offin trench 220 and at a top of fin sections ofhardmask layer 230 can be removed to definegaps 2302 ofhardmask layer 230 withinfin trench 220 andgaps 2304 ofhardmask layer 230 at a top of a fin section ofhardmask layer 230 without removal of substantial material sections ofhardmask layer 230 covering and protectingsidewalls 1023.Hardmask layer 230 can remain to protectsidewalls 1023. With sidewalls 1023 protected, sidewalls 1023 can be made resistant to recessing during performance ofblock 30 to increase a depth offin trench 220. - On completion of the etch process depicted in
FIG. 5 afin trench 220 can have a depth D2. The depth offin trenches 220 can define a height offin 1022 so that on completion of the etch depicted inFIG. 5 fins 1022 can have a height of D2. The height D2 in one embodiment can be a target height of afin 1022, i.e., a height offin 1022 when fabrication offin 1022 has been completed. The height D2 in one embodiment can be selected independently of D1. -
FIG. 6 illustratessemiconductor structure 10 as shown inFIG. 5 after removal ofhardmask layer 230. It is seen with reference toFIG. 6 that on removal ofhardmask layer 230fin trenches 220 can be defined that yield an improved profile forfin 1022. With the presence of hardmask layer 230 a taper offin 1022 can be preserved so thatfin 1022 exhibits a taper as would be expected in thecase fins 1022 exhibited a fin height in completed form of D1 (and not the actual fin height D2 as shown inFIG. 6 ). - Referring to
FIG. 6 , afin 1022 after fabrication offin 1022 has been complete can exhibit a substantially step pattern fin profile.Fin 1022 can have a non-uniform fin taper angle. Atelevation region 2202fin 1022 can have a substantially uniform width N1 and a substantially uniform fin taper angle. The fin taper angle atelevation region 2202 can be a substantially vertical fin taper angle in one embodiment. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 10 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 5 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 4 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 3 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 2 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 1 degree.Elevation region 2202 can be an elevation region aboveelevation 1026 and spaced apart fromelevation 1026.Elevation 1026 can be an elevation of a bottom offin trench 220 after performance ofblock 10. - At
elevation region 2204fin 1022 can have a changing fin taper angle.Elevation region 2204 can be a region adjacent to and aboveelevation 1026. A fin taper angle atelevation region 2204 can increase with decreasing elevation throughoutelevation region 2204. At a top ofelevation region 2204,fin 1022 can have a taper angle of less than 10 degrees. At a bottom ofelevation region 2204,fin 1022 can have a taper angle of greater than 20 degrees, and in one embodiment, greater than 30 degrees, and in one embodiment, greater than 45 degrees, and in one embodiment, greater than 60 degrees, and in one embodiment, greater than 75 degrees. A taper angle at a bottom ofelevation region 2204 can approach 90 degrees in one embodiment. - At
elevation region 2206fin 1022 can have a substantially uniform width N2 and a substantially uniform fin taper angle. The fin taper angle atelevation region 2206 can be a substantially vertical fin taper angle in one embodiment. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 10 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 5 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 4 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 3 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 2 degrees. In one embodiment, a substantially vertical fin taper angle can be a fin taper angle of less than about 1 degree. In one embodiment, a fin taper angle at one or more ofelevation region 2202 orelevation region 2206 can be other than a substantially uniform fin taper angle. In one embodiment, a fin taper angle at one or more ofelevation region 2202 orelevation region 2206 can be other than a substantially vertical fin taper angle. - In one embodiment, a substantially uniform fin taper angle at
elevation region 2206 can be greater than a substantially uniform fin taper angle atelevation region 2202, in one embodiment, more than 1 degree greater, in one embodiment, more than 2 degrees greater, in one embodiment more than 3 degrees greater, in one embodiment, more than 5 degrees greater. -
FIG. 7 illustratessemiconductor structure 100 as shown inFIG. 6 after fabricating of a field effect transistor (FET) 50 onfin 1022. Fabrication ofFET 50 can include stages to form source-drains 302 andgates 306 having gatedielectric layer 308, one or more gatework function layer 310,gate capping layer 312, andgate spacers 314.Semiconductor structure 100 can include asubstrate 102 havingfins 1022 defined by formation of fin trenches 220 (not shown but in the foreground and background of the cross sectional view ofFIG. 7 ).Elevation 1025 depicts a top elevation ofsubstrate 102 andfin 1022.Elevation 1026 depicts a bottom elevation offin trench 220 andfin 1022 after performance ofblock 10.Elevation 1027 depicts a bottom elevation offin trench 220 andfin 1022 after performance ofblock 30.FET 50 can include achannel region 320. In oneembodiment channel region 320 can have a channel height substantially equal to the first depth D1, which as explained with reference toFIG. 1 can be the depth offin trench 220 after performance ofblock 10.Semiconductor structure 100 can be configured so thatelevation 1027 is substantially at a bottom elevation ofchannel region 320 in one embodiment. - The formation of
fins 1022 with a reduced taper can improve electrical performance of aFET 50. Referring toFIG. 8 ,fin 1022 can be designed to have an ideal rectilinear profile as depicted by dashedline 340. However, because of fin tapered resulting from increases in fin trench depth,fin 1022 can actually have a taper profile as depicted inFIG. 8 . In such one embodiment,fin 1022 can have an ideal uniform width W but an actual width can be significantly larger than W in some sections offin 1022 as depicted inFIG. 8 . In an active mode of aFET 50 as shown inFIG. 8 ,charges 150 can be drawn into a location adjacent togate 306 to define a channel allowing charges to pass between a first source-drain 302 (not shown but in a foreground of the cross sectional view ofFIG. 8 ) and a second source-drain 302 (not shown but in the background ofFIG. 8 ). In a depletion mode, charges are ideally no longer drawn to a location adjacent togate 306, andFET 50 shuts off. That is, in a depletion mode, all changes can be ideally completely removed fromfin 1022. However, with a significantly tapered fin profile as depicted inFIG. 8 , problems can occur during depletion mode operation. In one aspect,gate 306 can be controlled in a depletion made to remove charges fromfin 1022 based onfin 1022 having an ideal uniform width W. However, because a width offin 1022 can be larger than W in some sections, all changes may not be removed during depletion made operation andresidual charges 1502 as depicted inFIG. 9 can undesirably remain in a channel region of fin in a depletion mode. Because ofresidual charges 1502, a conductive path between first and second source-drains 302 may remain in a depletion mode. Accordingly, it can be seen that a fin taper approaching vertical can improved operation ofsemiconductor structure 100 at least by reducing risk of unwanted charges remaining in afin 1022 in a depletion mode. - As has been described herein a first depth D1, a depth of
fin trench 220 after performance ofblock 10 can be provided so that D1 is substantially equal to a target height of achannel region 320 as depicted inFIG. 7 . Providing D1 to be substantially equal to a target height of a channel region can be encourage the formation ofsidewalls 1023 offin 1022 that are substantially vertical in a section offin 1022, thechannel region 320, where a vertical profile can be particularly important to the operation offin 1022. Providing sidewalls 1023 of afin 1022 at achannel region 320 offin 1022 to have substantially vertical taper angle can conserve power dissipation byFET 50 whenFET 50 is controlled for flow of current throughchannel region 320. A substantially rectilinear profile in a channel region e.g., as described in connection withFIG. 6 can provide control and power consumption advantages as has been explained herein. In addition, a larger width N2 atelevation region 2206 can e.g., provide a larger surface area for source-drain epi growth and/or for associated stressor structures. - Increases in fin trench depth can cause problems other than those relating to an increased fin taper. An increase in a fin trench depth can lead to fin shape and therefore device variability. As a fin trench depth increases it may become more difficult to repeat the dimensions of a device such as a FET from device to device. For example, source-drains that are often formed via epitaxial growth and/or implantation of impurities can be more likely to assume significantly different geometries from device to device as a fin trench depth is increased and as fin shape variability is correspondingly increased.
- Each of the formed layers as set forth herein, e.g.,
layer 102,layer 210,layer 214 and/orlayer 230, can be formed by way of deposition using any of a variety of deposition processes, including, for example, physical vapor deposition (PVD), atomic layer deposition (ALD), chemical vapor deposition (CVD), sputtering, or other known processes, depending on the material composition of the layer. - In one example, a protective mask layer as set forth herein, e.g., a mask layer for
patterning layer 102,layer 210,layer 214 and/orlayer 230 as set forth herein may include a material such as, for example, silicon, silicon nitride, silicon oxide, or silicon oxynitride, and may be deposited using conventional deposition processes, such as, for example, CVD or plasma-enhanced CVD (PECVD). In other examples, other mask materials may be used depending upon the materials used in semiconductor structure. For instance, a protective mask layer may be or include an organic material. In another example, a protective mask layer may be or include an organic polymer, for example, polyacrylate resin, epoxy resin, phenol resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylene ether resin, polyphenylenesulfide resin or benzocyclobutene (BCB). - Removing material of a layer as set forth herein, e.g.,
layer 102,layer 210,layer 214 and/orlayer 230 can be achieved by any suitable etching process, such as dry or wet etching processing. In one example, isotropic dry etching may be used by, for example, ion beam etching, plasma etching or isotropic RIE. In another example, isotropic wet etching may also be performed using etching solutions selective to the material subject to removal. - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprise” (and any form of comprise, such as “comprises” and “comprising”), “have” (and any form of have, such as “has” and “having”), “include” (and any form of include, such as “includes” and “including”), and “contain” (and any form contain, such as “contains” and “containing”) are open-ended linking verbs. As a result, a method or device that “comprises”, “has”, “includes” or “contains” one or more steps or elements possesses those one or more steps or elements, but is not limited to possessing only those one or more steps or elements. Likewise, a step of a method or an element of a device that “comprises”, “has”, “includes” or “contains” one or more features possesses those one or more features, but is not limited to possessing only those one or more features, and forms of the term “define” encompass relationships wherein an element is partially defined as well as relationships where an element is entirely defined. Furthermore, a device or structure that is configured in a certain way is configured in at least that way, but may also be configured in ways that are not listed. Methods and apparatus set forth herein as having a certain number of elements can be practiced with less than or more than the certain number of elements.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below, if any, are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of one or more aspects of the invention and the practical application, and to enable others of ordinary skill in the art to understand one or more aspects of the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/812,653 US9553194B1 (en) | 2015-07-29 | 2015-07-29 | Method for improved fin profile |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/812,653 US9553194B1 (en) | 2015-07-29 | 2015-07-29 | Method for improved fin profile |
Publications (2)
Publication Number | Publication Date |
---|---|
US9553194B1 US9553194B1 (en) | 2017-01-24 |
US20170033224A1 true US20170033224A1 (en) | 2017-02-02 |
Family
ID=57795183
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/812,653 Expired - Fee Related US9553194B1 (en) | 2015-07-29 | 2015-07-29 | Method for improved fin profile |
Country Status (1)
Country | Link |
---|---|
US (1) | US9553194B1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9825036B2 (en) | 2016-02-23 | 2017-11-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for semiconductor device |
KR102221220B1 (en) * | 2017-05-24 | 2021-03-03 | 삼성전자주식회사 | Semiconductor Device |
KR102519551B1 (en) | 2017-08-03 | 2023-04-10 | 삼성전자주식회사 | Semiconductor device |
US10325811B2 (en) * | 2017-10-26 | 2019-06-18 | Globalfoundries Inc. | Field-effect transistors with fins having independently-dimensioned sections |
US10396184B2 (en) * | 2017-11-15 | 2019-08-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit device fins |
US10529850B2 (en) * | 2018-04-18 | 2020-01-07 | International Business Machines Corporation | Vertical field-effect transistor including a fin having sidewalls with a tapered bottom profile |
US10784370B2 (en) | 2018-07-25 | 2020-09-22 | International Business Machines Corporation | Vertical transistor with uniform fin thickness |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7915659B2 (en) * | 2008-03-06 | 2011-03-29 | Micron Technology, Inc. | Devices with cavity-defined gates and methods of making the same |
US8492226B2 (en) * | 2011-09-21 | 2013-07-23 | Globalfoundries Singapore Pte. Ltd. | Trench transistor |
US8673718B2 (en) * | 2012-07-09 | 2014-03-18 | Globalfoundries Inc. | Methods of forming FinFET devices with alternative channel materials |
US9263585B2 (en) * | 2012-10-30 | 2016-02-16 | Globalfoundries Inc. | Methods of forming enhanced mobility channel regions on 3D semiconductor devices, and devices comprising same |
US9159832B2 (en) * | 2013-03-08 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor fin structures and methods for forming the same |
-
2015
- 2015-07-29 US US14/812,653 patent/US9553194B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US9553194B1 (en) | 2017-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9553194B1 (en) | Method for improved fin profile | |
US10868127B2 (en) | Gate-all-around structure and manufacturing method for the same | |
US10032915B2 (en) | Non-planar transistors and methods of fabrication thereof | |
US8815668B2 (en) | Preventing FIN erosion and limiting Epi overburden in FinFET structures by composite hardmask | |
US9406682B2 (en) | Method and structure for preventing epi merging in embedded dynamic random access memory | |
US9431512B2 (en) | Methods of forming nanowire devices with spacers and the resulting devices | |
US9437436B2 (en) | Replacement metal gate FinFET | |
US20150372104A1 (en) | Multi-channel gate-all-around fet | |
US9171934B2 (en) | Methods of forming semiconductor devices using a layer of material having a plurality of trenches formed therein | |
US20160254180A1 (en) | Self aligned raised fin tip end sti to improve the fin end epi quality | |
US9129987B2 (en) | Replacement low-K spacer | |
US10483377B2 (en) | Devices and methods of forming unmerged epitaxy for FinFet device | |
US9299781B2 (en) | Semiconductor devices with contact structures and a gate structure positioned in trenches formed in a layer of material | |
US11854905B2 (en) | Silicon and silicon germanium nanowire formation | |
US20140199845A1 (en) | Selective removal of gate structure sidewall(s) to facilitate sidewall spacer protection | |
US9515169B2 (en) | FinFET and method of manufacturing same | |
US9425292B1 (en) | Field effect transistor device spacers | |
EP3208836B1 (en) | A method to improve hci performance for finfet | |
US20160247919A1 (en) | Channel last replacement flow for bulk finfets | |
US9847423B1 (en) | Semiconductor device and method for fabricating the same | |
US10050118B2 (en) | Semiconductor device configured for avoiding electrical shorting | |
US9911825B2 (en) | Integrated circuits with spacer chamfering and methods of spacer chamfering | |
US9472574B2 (en) | Ultrathin body (UTB) FinFET semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LICAUSI, NICHOLAS VINCENT;HU, ZHENYU;YU, HONG;AND OTHERS;SIGNING DATES FROM 20150722 TO 20150804;REEL/FRAME:036290/0792 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049669/0749 Effective date: 20181126 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210124 |