US20170005037A1 - Method to reduce resistance for a copper (cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom - Google Patents
Method to reduce resistance for a copper (cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom Download PDFInfo
- Publication number
- US20170005037A1 US20170005037A1 US14/755,440 US201514755440A US2017005037A1 US 20170005037 A1 US20170005037 A1 US 20170005037A1 US 201514755440 A US201514755440 A US 201514755440A US 2017005037 A1 US2017005037 A1 US 2017005037A1
- Authority
- US
- United States
- Prior art keywords
- layer
- metallization
- metal
- trench
- mol
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/7688—Filling of holes, grooves or trenches, e.g. vias, with conductive material by deposition over sacrificial masking layer, e.g. lift-off
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
Abstract
Description
- The present application relates to methods for reducing the contact resistance in semiconductor structures, and particularly to methods for reducing the resistance for a copper interconnect landing on middle-of-the-line (MOL) contacts having a multilayered structure (e.g., bilayer), and to semiconductor structures manufactured therefrom.
- Semiconductor structures manufactured using conventional methods in the art may have difficulties with providing a low resistance via contact to a back-end-of-the-line (BEOL) interconnect structure. In addition, semiconductor structures manufactured by conventional processes may also have difficulties in providing an MOL contact which has lower lateral resistance across the MOL contact and an MOL contact which provides lower vertical resistance down to semiconductor devices located in and/or on the semiconductor substrate.
- For instance, a conventional BEOL module has challenges in meeting demanding product electrical specifications which may require reduced overall resistance of the MOL contact to the first conductive via (V0) to the first metallization layer (M1). One of the major contributors to high resistance is the via contact resistance. Traditional V0M1 integration involving copper (Cu) vias and a tantalum nitride (TaN)/tantalum (Ta) liner landing on tungsten (W) contacts has difficulties overcoming the high resistivity of the thin TaN/Ta bilayer film at the bottom of the via of the BEOL interconnect.
- Other liner options used in the conventional art, such as cobalt, rather than TaN/Ta, may actually increase the via contact resistance. Further, other conventional integration schemes place a liner at an interface between the Cu via and the MOL contact, which can lead to higher via contact resistance and reduced performance of the semiconductor structure.
- In addition, some methods in the conventional art used for forming the MOL contacts employ tungsten. However, tungsten may have limitations on the lateral resistance of the MOL contact. Other methods used in the conventional art which attempt to reduce the MOL lateral resistance by forming MOL contacts having a metal bilayer structure still fail to adequately reduce the lateral resistance of the MOL contact because in these conventional fabrication methods, the MOL contact and the BEOL modules are manufactured separately, which in turn leads to a liner being formed at the entire interface between the MOL contact and the via contact of the BEOL interconnect and another liner being formed at the entire interface between the metal layers of the bilayer metal MOL contact. The liner formed at the entire interface between the metal layers of the bilayer metal MOL contact may lead to higher lateral resistance across the MOL contact, and the liner formed along the entire interface between the MOL contact and the via contact may in turn lead to higher via contact resistance and reduced performance for the semiconductor structure.
- In accordance with an exemplary embodiment of the present application, a method of forming a semiconductor structure is provided. The method includes forming a first insulating layer containing a first metal layer embedded therein and on a surface of a semiconductor substrate. The method further includes forming an inter-layer dielectric (ILD) layer on the first insulating layer, and forming at least one via trench structure in the ILD layer, wherein the at least one via trench includes a first metallization trench and a via. In addition, the method also includes depositing a metal material on the ILD layer to form a first metallization layer including a first portion of the metal material in the first metallization trench, a via contact including a second portion of the metal material in the via, and a second metal layer including a third portion of the metal material on top of at least a portion of the first metal layer in the opening of the first insulating layer. The first metal layer and the second metal layer constitute a multilayer metal contact located in the opening of the first insulating layer.
- In accordance with another exemplary embodiment of the present application, a method for forming a semiconductor device is provided. The method includes forming a-middle-of-the-line (MOL) dielectric layer on a portion of a semiconductor substrate that includes semiconductor devices, forming an opening in the MOL dielectric layer that exposes a portion of the semiconductor substrate that includes the semiconductor devices and forming an MOL liner on inner sidewalls of the MOL dielectric layer in the opening and on the portion of the semiconductor substrate exposed by the opening in the MOL dielectric layer. The method further includes forming a first metal material layer conformally along the MOL liner to partially fill the opening in the MOL dielectric layer, and forming a second metal material layer on the first metal material layer to fill the opening in the MOL dielectric layer. In addition, the method further includes performing a planarization process on the MOL dielectric layer, the MOL liner, the first metal material layer, and the second metal material layer such that upper surfaces of the MOL dielectric layer, the MOL liner, a first metal layer formed from the planarizing of the first metal material layer, and the second metal material layer are now all coplanar with each other, and performing a back end of line process (BEOL) on the planarized MOL dielectric layer.
- The BEOL process of the method of the another embodiment includes depositing a low-k dielectric inter-layer dielectric (ILD layer) over the planarized MOL dielectric layer, etching the low-k ILD layer to form a plurality of via trench structures in the low-k ILD layer, in which each of the via trench structures includes a first metallization trench and a via, and removing the second metal material layer to form an upper channel passageway in the opening of the MOL dielectric layer on top of at least a portion of the first metal layer. In addition, the BEOL process of the another embodiment further includes forming an MOL contact and a plurality of via trench metallization structures by forming a copper layer from deposited copper in the upper channel passageway in the opening of the MOL dielectric layer and in the via and the first metallization trench of the via trench structures, thereby forming a second metal layer including a first portion of the copper in the upper channel passageway on top of the at least the portion of the first metal layer, a first metallization layer including a second portion of the copper in the first metallization trenches and a via contact including a third portion of the copper in the vias. The first metal layer and second metal layer constitute the MOL contact and wherein the first metal layer includes a different metal than copper.
- In accordance with yet another exemplary embodiment of the present application, a semiconductor structure is provided. The semiconductor structure includes a semiconductor substrate including a plurality of semiconductor devices associated therewith, a first insulating layer located on the semiconductor substrate that includes an opening therein which exposes a portion of the semiconductor substrate including the semiconductor devices, and a multilayered metal contact located within the opening in the first insulating layer. The multilayered metal contact includes a first metal layer, and a second metal layer disposed above at least a portion of the first metal layer. The semiconductor structure further includes an inter-layer dielectric (ILD) layer located on the first insulating layer, and at least one via trench metallization structure located in ILD layer. The at least one via trench metallization structure includes a first metallization trench including a first metallization layer therein, and a via including a via contact therein. The via of the at least one via trench metallization structure extends completely through the ILD layer, and the via contact contacts the multilayered metal contact located within the opening of the first insulating layer. In addition, there is no liner at an interface between the multilayered metal contact and the via of the at least one via trench metallization structure.
-
FIG. 1 is a vertical cross-sectional view of a semiconductor structure including a plurality of via trench metallization structures according to a first embodiment of the present application. -
FIG. 2 is a vertical cross-sectional view of an exemplary semiconductor structure including a middle of the line (MOL) layer having an opening therein formed on a semiconductor substrate and a MOL liner disposed along upper surfaces of the MOL layer and inner sidewalls of the MOL layer within the opening of the MOL layer. -
FIG. 3 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 2 after forming a first metal material layer conformally along substantially the entire MOL liner. -
FIG. 4 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 3 after forming a first copper seed layer conformally along the first metal material layer. -
FIG. 5 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 4 after growing the second metal material layer on the first copper seed layer in the opening of the MOL layer and on upper surfaces of the first copper seed layer outside of the opening in the MOL layer. -
FIG. 6 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 5 after performing a chemical mechanical polishing (CMP) process to planarize the MOL layer, the MOL liner, the first metal material layer, the first copper seed layer, and the second metal material layer. -
FIG. 7 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 6 after forming sequentially forming a low-k barrier layer on the MOL layer, a low-k ILD layer on the low-k barrier layer and a hard mask layer on the low-k ILD layer, and patterning the hard mask layer and using the patterned hard mask to form a plurality of via trench structures in the low-k ILD layer and the low-k barrier layer. -
FIG. 8 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 7 after removing the second metal material layer by an etching process to define an upper channel passageway in opening of the MOL layer. -
FIG. 9 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 8 after forming a back end liner and a second copper seed layer on upper surfaces of the low-k ILD layer and on inner sidewalls of the via and the first metallization trench of the via trench structures and after forming the second copper seed layer on the first copper seed layer in the upper channel passageway. -
FIG. 10 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 9 after forming a plurality of via trench metallization structures using a copper plating process. -
FIG. 11 is a vertical cross-sectional view of an exemplary semiconductor structure including a plurality of via trench metallization structures with a dummy via trench metallization structure located in between the plurality of via trench metallization structures according to a second embodiment of the present application. -
FIG. 12 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 11 after forming sequentially forming a low-k barrier layer on the MOL layer, a low-k ILD layer on the low-k barrier layer and a hard mask layer on the low-k ILD layer, and then patterning the hard mask layer and then using the patterned hard mask to form a plurality of via trench structures in the low-k ILD layer and the low-k barrier layer and a dummy via trench structure in the low-k ILD layer and the low-k barrier layer and in between the plurality of via trench structures. -
FIG. 13 is a vertical cross-sectional view of the exemplary structure ofFIG. 12 after removing the second metal material layer by an etching process to define an upper channel passageway in opening of the MOL layer. -
FIG. 14 is a vertical cross-sectional view of the exemplary structure ofFIG. 13 after forming a back end liner and a second copper seed layer on upper surfaces of the low-k ILD layer and on inner sidewalls of the via and the first metallization trench of the via trench structures, on inner sidewalls of the dummy via and the dummy first metallization trench, and also forming the second copper seed layer on the first copper seed layer in the upper channel passageway. -
FIG. 15 is a vertical cross-sectional view of the exemplary semiconductor structure ofFIG. 14 after forming a plurality of via trench metallization structures, and a dummy via trench metallization structure in between the via trench metallization structures by a copper plating process. -
FIG. 16 is a vertical cross-sectional view of an exemplary semiconductor structure including a plurality of via trench metallization structures with a plurality of dummy via trench metallization structures located in between the plurality of via trench metallization structures according to a third embodiment of the present application. - Referring first to
FIG. 1 , there is shown asemiconductor structure 100 in accordance with a first embodiment of the present application. - The
semiconductor structure 100 includes asemiconductor substrate 10. Thesemiconductor substrate 10 may be for example, a bulk silicon semiconductor substrate, silicon-on-insulator (SOI), or silicon-on-sapphire (SOS). Moreover, thesemiconductor substrate 10 may include, for example, any semiconductor material known in the art such as, for example, silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon germanium carbide (SiGeC), silicon carbide (SiC), an III-V compound semiconductor, an II-VI compound semiconductor or any combinations thereof. In addition, thesemiconductor substrate 10 may include any number of active and/or passive semiconductor devices (or regions) associated therewith that may be located within thesemiconductor substrate 10 or on a surface thereof and which may be formed by, for example, conventional front end of the line (FEOL) processes known in the art. In some embodiments, thesemiconductor substrate 10 includes, for example, fin-shaped field effect transistors (FinFet) semiconductor devices which are typically formed by patterning an upper portion of thesemiconductor substrate 10, but exemplary embodiments are not limited thereto. In an embodiment, the semiconductor devices (e.g., FinFet) associated with thesemiconductor substrate 10 may be, for example, surrounded by oxides. - In addition, the
semiconductor structure 100 further includes a middle of the line (MOL)layer 20 disposed on thesemiconductor substrate 10. TheMOL layer 20 may be a single layer or a multilayer structure. TheMOL layer 20 may include, for example, an atomic layer deposition (ALD) oxide, a high density plasma (HDP) oxide, a low k dielectric material, a spin on dielectric, a chemical vapor deposition (CVD) oxide (e.g., tetraethyl orthosilicate (TEOS) oxide or a plasma enhanced-TEOS). In some embodiments, theMOL layer 20 may be a multilayer stack including various combinations of an oxide and a nitride. For example, in some embodiments, theMOL layer 20 may include an alternating stack of an oxide, a nitride, and an oxide. In other embodiments, theMOL layer 20 may include an alternating stack of an oxide, a nitride, an oxide and a nitride. - Moreover, the
MOL layer 20 further includes anopening 22 therein (formed by the process discussed in connection with the method of forming thesemiconductor structure 100 shown inFIGS. 2-10 ) that is filled with anMOL liner 23, a firstcopper seed layer 32, a secondcopper seed layer 90 and anMOL contact 24 as discussed in further detail hereinafter. TheMOL liner 23 is disposed in theopening 22 in theMOL layer 20, and theMOL liner 23 covers and contacts inner sidewalls of theMOL layer 20 and an upper surface of thesemiconductor substrate 10 including a region of thesemiconductor substrate 10 having active devices (e.g., FinFet devices) formed therein or thereon. - In some embodiments, the
MOL liner 23 may be, for example, a bilayer structure (e.g., a bottom layer/a top layer) of Ti (titanium)/TiN (titanium nitride), Ti (titanium)/tantalum nitride (TaN), Ni (nickel)/TaN (tantalum nitride), or Co (cobalt)/tantalum nitride (TaN), but exemplary embodiments are not limited thereto. In the present embodiment, theMOL liner 23 includes Ti (bottom layer)/TiN (top layer). In other embodiments, theMOL liner 23 includes Ti (bottom layer)/TaN (top layer). In still other embodiments, the bottom layer of theMOL liner 23 includes one of, for example, Ni or Co and the top layer of theMOL liner 23 includes TiN. Moreover, in other embodiments, theMOL liner 23 may be, for example, a trilayer structure (e.g. bottom layer/middle layer/top layer) of Ti, Ni, or Co as the bottom layer, TaN as the middle layer, and Ta as the top layer, or Ta as the middle layer and TaN as the top layer. - In the present embodiment, the
MOL contact 24 includes, for example, a bilayer structure including afirst metal layer 26 and asecond metal layer 28. TheMOL contact 24 is located on theMOL liner 23 within theopening 22 in theMOL layer 20. Furthermore, in the present embodiment, a firstcopper seed layer 32 and a secondcopper seed layer 90 are located in between thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24. In other words, the MOL contact 24 (e.g.,first metal layer 26 and the second metal layer 28), the firstcopper seed layer 32 and the secondcopper seed layer 90 together fill a remaining portion of theopening 22 in the MOL layer, not filled byMOL liner 23, as explained in further detail hereinafter. - In some embodiments of the present embodiment, the
first metal layer 26 of theMOL contact 24 is disposed conformally along theMOL liner 23 in theopening 22 inMOL layer 20. The firstcopper seed layer 32 is disposed conformally along thefirst metal layer 26 of theMOL contact 24 in theopening 22 of theMOL layer opening 20, and the secondcopper seed layer 90 is located on the firstcopper seed layer 32 of theMOL contact 24 in theopening 22 of theMOL layer 20. Further, thesecond metal layer 28 of theMOL contact 24 is disposed on the stack of the secondcopper seed layer 90 and the firstcopper seed layer 32 mentioned above, and thesecond metal layer 28 of theMOL contact 24 also fills a recess (e.g., anupper channel passageway 80 formed in the method illustrated inFIG. 8 ) that is located above a portion of thefirst metal layer 26 of theMOL contact 24 in theopening 22 of theMOL layer 20. Moreover, upper portions of thefirst metal layer 26 laterally surround thesecond metal layer 28 such that theMOL contact 24 in the present embodiment has, for example, a U-shaped appearance. However, theMOL contact 24 of exemplary embodiments of the present application is not limited to any particular shape. - In addition, the upper surface of the
MOL liner 23, the upper surface of theMOL layer 20, the upper surface of the firstcopper seed layer 32, and the upper surface of theMOL contact 24 are all coplanar with each other. Also, the bottom surface of thesecond metal layer 28 is vertically offset from, and located above, the bottom surface of thefirst metal layer 26 of theMOL contact 24. - In some embodiments, the
MOL contact 24 is, for example, a bilayer structure in which thesecond metal layer 28 of theMOL contact 24 may include copper (Cu), and thefirst metal layer 26 of theMOL contact 24 may include one of cobalt (Co), tungsten (W), nickel (Ni), gold (Au), or silver (Ag). In the present embodiment, theMOL contact 24 includes a bilayer structure of Co (first metal layer 26)/Cu (second metal layer 28). - Alternatively, and in other embodiments, the
MOL contact 24 may instead include, for example, a trilayer structure in which copper is a top layer of the trilayer structure, and any one of cobalt, nickel, gold, silver or tungsten is included in middle and bottom layers of the trilayer structure. - In addition, the
semiconductor structure 100 further includes, a low-k barrier layer 40 and an inter-layer dielectric (ILD) layer 50 (e.g., a low k-ILD layer 50 in the present embodiment) sequentially stacked on an upper surface of theMOL layer 20 and on the upper surface of theMOL contact 24 including on the upper surfaces of thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24. The low-k barrier layer 40 may include, for example, a low-k oxide, a silicon nitride (SiN), a silicon carbide (SiC), a nitrogen doped silicon carbide (SiCN), a carbon doped silicon nitride (SiCN), or an ALD nitride. The low-k barrier layer 40 may provide electrical isolation between metal lines (e.g., copper metallization layers) formed in back-end-of-the-line (BEOL) processes discussed hereinafter. A low-k dielectric is defined herein as having a dielectric constant of no greater than 7. - Alternatively, and in other embodiments, the low-
k barrier layer 40 may be omitted. The low-k barrier layer 40 may be formed to a thickness of, for example, from 0 nm-50 nm. - The low-
k ILD layer 50 may be formed of low-k dielectric materials such as, for example, Black Diamond™ commercially available from Applied Materials, Inc., of Santa Clara, Calif., Silk™ commercially available from Applied Materials, Inc., of Santa Clara, Calif., a fluorine doped oxide, or an ultra-low k dielectric material. The low-k ILD layer 50 may have a thickness of, for example, 50 nm-200 nm. For example, in embodiments in which the Low-k barrier layer 40 is omitted then athicker ILD layer 50 including for example, a low-k oxide may be formed instead of the low-k barrier layer 40. - In addition, the
semiconductor structure 100 further includes a plurality of viatrench metallization structures 69 located in the low-k ILD layer 50 and the low-k barrier layer 40. The viatrench metallization structures 69 each include a via 62 and afirst metallization trench 64. Thefirst metallization trench 64 is located in an upper portion of the low-k ILD layer 50, and the via 62 is located in a lower portion of the low-k ILD layer 50 and the via 62 also extends through the entire low-k barrier layer 40. - As discussed in further detail in the method for forming the
semiconductor structure 100 illustrated inFIGS. 2-10 , the viatrench metallization structures 69 may be formed, for example, in a BEOL process using a conventional dual damascene process performed on the low-k ILD layer 50 and the low-k barrier layer 40. Thefirst metallization trench 64 of each of the viatrench metallization structures 69 include aback end liner 66 located on inner sidewalls of thefirst metallization trench 64, and a secondcopper seed layer 90 located on theback end liner 66 on the inner sidewalls of thefirst metallization trench 64. In addition, thefirst metallization trench 64 of the viatrench metallization structures 69 further include a first metallization layer 68 (e.g., copper layer) disposed therein which fills the remaining portion of thefirst metallization trench 64 that is not filled by theback end liner 66 and the secondcopper seed layer 90. - In addition, the via 62 of each of the via
trench metallization structures 69 may also include, theback end liner 66 on inner sidewalls thereof, and the secondcopper seed layer 90 located on theback end liner 66 on the inner sidewalls of the via 62. Also, the via 62 of the viatrench structures 60 may further include a viacontact 63 therein formed of a metal layer (e.g., copper layer) filling a remaining portion of the via 62 not filled by thesecond seed layer 90 and theback end liner 66. - In some embodiments, the
back end liner 66 may be a bilayer structure including, for example, TaN (bottom of bilayer)/Ta (top of bilayer), TaN (bottom of bilayer)/Co (top of bilayer), Ta (bottom of bilayer)/Co (top of bilayer), or Ti (bottom of bilayer)/TiN (top of bilayer). In other embodiments, theback end liner 66 may be a trilayer structure including, for example, Ta (bottom of trilayer)/TaN (middle of trilayer)/Co (top of trilayer) or TaN (bottom of trilayer)/Ta (middle of trilayer)/Co (top of trilayer). In other embodiments, theback end liner 66 may be a single layer structure including, for example, CuMnO. Typically, theback end liner 66 is a bilayer structure including, for example, TaN (bottom layer of bilayer)/Ta (top layer of bilayer). Theback end liner 66 may have a thickness of, for example, 2 nm to 10 nm. - Further, as shown in
FIG. 1 , a small portion SP of theback end liner 66 may be located on portions of the firstcopper seed layer 32 at aninterface 29 that is between thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24. This may be result of some of theback liner 66 dripping down into theopening 22 of theMOL layer 20 and onto portions of the firstcopper seed layer 32 located directly under the viatrench structures 60 during the formation of theback end liner 66 in thefirst metallization trench 64 and via 62 of the viatrench metallization structures 69, as explained in further detail hereinafter in connection with the methods for forming thesemiconductor structure 100 of the first embodiment of the present application illustrated inFIGS. 2-10 . Some of thesecond seed layer 90 may also be located over the small portion SP of theback end liner 66 located on portions of the firstcopper seed layer 32 at theinterface 29 between thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24. Theinterface 29 is defined herein as the entire area in between thefirst metal layer 26 and the second metal layer of theMOL contact 24. - The small portion SP of the
back end liner 66 may be, for example, about the same width as the width of the openings of the bottom of thevias 62 of the viatrench metallization structures 69. In some embodiments, the small portion SP of theback end liner 66 may have a width of, for example, 20 nm-100 nm. - As can be seen from the above, there is essentially no liner at the
interface 29 between thefirst metal layer 26 and the second metal layer of theMOL contact 24, except for only a small amount of liner (e.g., small portion SP of back end liner 66) located on portions of the firstcopper seed layer 32 at theinterface 29 between thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24. This small amount of liner (e.g., small portion SP of back end liner 66) has no appreciable negative effect on the resistance of theMOL contact 24. By having no more than only a small amount of liner at theinterface 29 between thefirst metal layer 26 and thesecond metal layer 28, the structure of theMOL contact 24 of this embodiment of the present application allows for theMOL contact 24 to provide a lower vertical resistance down to semiconductor devices associated with thesemiconductor substrate 10. In contrast, conventional MOL contacts, which have a liner along the entire interface between metal layers of the MOL contact, provide a higher vertical resistance down to the semiconductor devices. - Further, in the present embodiment, the
first metallization layer 68 that is located in thefirst metallization trench 64 of the viatrench metallization structure 69 and the viacontact 63 in the via 62 of the viatrench metallization structure 69 may each include, for example, a copper layer. In the present embodiment, theback end liner 66, the secondcopper seed layer 90 and the copper layer in both thefirst metallization trench 64 and the via 62 may each be formed, for example, during a same BEOL process as discussed in further detail hereinafter in connection withFIGS. 2-10 . - The via
contacts 63 of the viatrench metallization structures 69 contact theMOL contact 24 inMOL layer 20. Also, in the present embodiment, the upper surface of thefirst metallization layer 68 in thefirst metallization trench 64 of the viatrench metallization structure 69 is co-planar with an upper surface of the low-k ILD layer 50. - However, as seen in
FIG. 1 of the present embodiment, a liner is not located at theinterface 61 between theMOL contact 24 and thevias 62 of the viatrench metallization structures 69. Rather, in the present embodiment, theback end liner 66 is located only on the inner sidewalls offirst metallization trench 64 and the via 62 of the viatrench metallization structures 69 as mentioned above. Theinterface 61 between the MOL contact and the via 62 is defined herein as a horizontal plane between the bottom of the low-k barrier layer 40 to the top of theMOL contact 24. In embodiments in which the low-k barrier layer 40 is omitted, then theinterface 61 between theMOL contact 24 and the via 62 would instead be defined as a horizontal plane between the bottom of the low-k ILD layer 50 to the top of theMOL contact 24. - As there is no liner at the interface between the
MOL contact 24 and thevias 62 of the viatrench metallization structures 69 in the present embodiment, thesemiconductor structure 100 of the present embodiment may prevent the difficulties encountered in the conventional art in connection with high via contact resistance which occurs due to convention fabrication methods forming a liner at the entire interface between an MOL contact and the via of a BEOL interconnect structure. - Reference is now made to
FIGS. 2-10 , which illustrate a method for fabricating thesemiconductor structure 100 shown inFIG. 1 according to the first embodiment of the present application. Specifically, and referring toFIG. 2 , asemiconductor substrate 10 as defined above is provided. - Next, conventional FEOL processes known in the art may be performed to form any number of active and/or passive semiconductor devices (or regions) within the
semiconductor substrate 10 or on a surface thereof. For example, and in some embodiments, fin-shaped field effect transistors (FinFet) semiconductor devices including a plurality of semiconductor fins may be formed, but exemplary embodiments are not limited thereto. - Further, an
MOL layer 20 is then disposed on thesemiconductor substrate 10 including on a region of thesemiconductor substrate 10 having the semiconductor devices (e.g. FinFet device) formed by a conventional FEOL process. TheMOL layer 20, as defined above, may be deposited by, for example, a CVD process or by a combination of an ALD process and a CVD process. - Next, as shown in
FIG. 2 , anopening 22 is formed in theMOL layer 20 by, for example, an anisotrophic dry etching process (e.g., reactive ion etching (RIE), which may expose the semiconductor devices (not shown) formed in and/or on thesemiconductor substrate 10. Further, aMOL liner 23 is then deposited conformally along the top surfaces of theMOL layer 20 and within theopening 22 of theMOL layer 20 on the inner sidewalls of theMOL layer 20, and along the exposed area of thesemiconductor substrate 10 including on the semiconductor devices. TheMOL liner 23, as defined above, may be deposited by, for example, a CVD or a physical vapor deposition (PVD) process. The thickness of theMOL liner 23 may be, for example, from 5 nm-20 nm. - Next, as shown in
FIG. 3 , a firstmetal material layer 25, for forming the first metal layer 26 (See, e.g.,FIG. 1 ) of the MOL contact 24 (See, e.g.,FIG. 1 ) is deposited conformally along theMOL liner 23 on upper surfaces of theMOL layer 20 and within theopening 22 of theMOL layer 20. The firstmetal material layer 25 may include, for example, one of cobalt, nickel, silver, gold, or tungsten. In the present embodiment, the firstmetal material layer 25 includes cobalt. The firstmetal material layer 25 may be deposited onto theMOL liner 23 by, for example, a CVD or a PVD process. In some embodiments, the firstmetal material layer 25 may be deposited on theMOL liner 23 to, for example, a thickness that is approximately half the thickness of theMOL layer 20, but exemplary embodiments are not limited thereto. Rather, the thickness of the firstmetal material layer 25 may be varied as desired for a particular application. - Further as shown in
FIG. 4 , a first seed layer 32 (e.g., a firstcopper seed layer 32 in the present embodiment) is then deposited, for example, conformally along the firstmetal material layer 25 on upper surfaces of theMOL layer 20 and within theopening 22 in theMOL layer 20. The firstcopper seed layer 32 may be deposited by, for example, a PVD or a CVD process, and the thickness of the firstcopper seed layer 32 may be, for example, from 10 nm to 30 nm. In some embodiments, the firstcopper seed layer 32 may be additionally doped with materials such as, for example, aluminum (Al) and/or manganese (Mn). - Alternatively, and in other embodiments, the first
copper seed layer 32 may be omitted. For instance, in embodiments in which CVD copper deposition is used in the BEOL processes described hereinafter instead of copper plating for metallization, then the firstcopper seed layer 32 may be omitted. In still other embodiments, the firstcopper seed layer 32 may still be used even when using CVD copper deposition for metallization. - Moreover, in the present embodiment, as shown in
FIG. 5 , a second metal material layer orsacrificial metal layer 34 which may include one of tungsten (W), Ti or TiN is grown on the firstcopper seed layer 32 using, for example, a CVD or a PVD process. Typically, the secondmetal material layer 34 includes tungsten. The secondmetal material layer 34 fills the remaining portion of theopening 22 in theMOL layer 20 that is not filled by theMOL liner 23, the firstmetal material layer 25 and the firstcopper seed layer 32. In addition, as shown inFIG. 5 , the secondmetal material layer 34 may also be overgrown onto the upper surfaces ofMOL layer 20 outside theopening 22 in theMOL layer 20. - Referring now to
FIG. 6 , the secondmetal material layer 34, the firstcopper seed layer 32, the firstmetal material layer 25 and theMOL liner 23 are each planarized using, for example, a chemical mechanical polishing (CMP) process, such that the upper surfaces of the secondmetal material layer 34, the firstcopper seed layer 32, the first metal material layer 25 (now referred to hereinafter as thefirst metal layer 26 for the MOL contact 24) and theMOL liner 23 are all coplanar with each other. In others words, after the CMP planarization process, the planarized firstmetal material layer 25 is now referred to hereinafter as thefirst metal layer 26 for theMOL contact 24. The secondmetal material layer 34 may serve, for example, to provide a substantially flat surface for subsequently performed BEOL processes discussed hereinafter. - Next, BEOL processes in accordance with the present embodiment are then performed. The BEOL processes in connection with the present embodiment are discussed hereinafter in connection with
FIGS. 7-10 . - In particular, referring to
FIG. 7 , a low-k barrier layer 40, as defined above, is then formed on the upper surface of theMOL layer 20, the upper surface of the secondmetal material layer 34 and on the uppermost surface of the first metal layer 26 (e.g., cobalt). Alternatively, and in other embodiments, the low-k barrier layer 40 may be omitted. - Further, in the present embodiment, a low-
k ILD layer 50, as defined above, may be formed on the low-k barrier layer 40 by, for example, a CVD process. In embodiments in which the low-k barrier layer 40 is omitted, athicker ILD layer 50 including for example, a low-k oxide may be formed instead of the Low-k barrier layer 40. - Next, a hard mask layer (not shown) is formed on the low-
k ILD layer 50 by, for example, a PVD process. The hard mask layer may have a thickness of, for example, 10 nm to 35 nm. Moreover, the hard mask layer may be formed of, for example, TiN, TaN, Co, W, Ti, Ta, or WN. In the present embodiment, the hard mask layer is formed of TiN. - Further, the hard mask layer is then patterned by using, for example, conventional lithography and etching processes to form a patterned
hard mask 70 on the low-k ILD layer 50 which exposes certain portions of the low-k ILD layer 50. The low-k ILD layer 50 and the low-k barrier layer 40 are then etched using the patternedhard mask 70 as an etch mask in, for example, a damascene process (e.g., a dual damascene process in the present embodiment) to form a plurality of viatrench structures 60 each extending through the low-k ILD layer 50 and the low-k barrier layer 40. An anisotrophic dry etching process such as, for example, an RIE process is used to form the viatrench structures 60. - Each via
trench structure 60 exposes an upper portion of the secondmetal material layer 34 in theopening 22 of theMOL layer 20. In particular, each viatrench structure 60 includes afirst metallization trench 64 located in an upper portion of the low-kdielectric ILD layer 50, and a via 62 located in a lower portion of the low-k-dielectric ILD layer 50 and that extends from the lower portion of the low-k-dielectric ILD layer 50 through the entire Low-k barrier layer 40 such that a bottom opening of the via 62 exposes upper portions of the secondmetal material layer 34. The bottom opening of the via 62 of each of the viatrench structures 60 may have a width of, for example, 20 nm-100 nm. - Now referring to
FIG. 8 , the patternedhard mask 70 and the secondmetal material layer 34 are both removed using, for example, a wet etching process selective to the firstcopper seed layer 32, thefirst metal layer 26, the low-k barrier layer 40, and the low-k ILD layer 50, thereby defining anupper channel passageway 80 on the firstcopper seed layer 32 in theopening 22 of theMOL layer 20. The bottom openings of thevias 62 of the viatrench structures 60 are each connected to openings of theupper channel passageway 80 located in theMOL layer 20. - The wet etchants which may be used to remove the patterned
hard mask 70 and the secondmetal material layer 34 include, for example, a standard clean (SC1) solution (e.g., NH4OH:H2O2:H2O mixture), or a benzotriazole (BTA)/SC1 mixture. In some embodiments, tetraethylammonium hydroxide (TEAH) or tetra-methyl ammonium hydroxide (TMAH) may replace ammonium hydroxide in the SC1 solutions. Also, by removing the patternedhard mask 70 in the present embodiment, this may prevent difficulties with the copper metallization (e.g., hollow metal defects in the metallization layers) in subsequent stages of the BEOL process discussed hereinafter. - Next, referring to
FIG. 9 , aback end liner 66, as defined above, is then deposited on upper surfaces of the low-k ILD layer 50, on inner sidewalls of thefirst metallization trench 64 and on inner sidewalls of the via 62 of each the viatrench structures 60 by, for example, a PVD process. Further, as shown inFIG. 9 a small portion SP of theback end liner 66 may drip down through the viatrench structures 60 into theupper channel passageway 80 in theopening 22 of theMOL layer 20 and onto portions of the firstcopper seed layer 32 during the formation of theback end liner 66. The small portions SP of theback end liner 66 mentioned above do not have any appreciable negative effect in connection with the contact resistance of thesemiconductor structure 100. Instead, by only having a small amount of theback end liner 66 at this position contributes to the reduction of the vertical resistance of theMOL contact 24 down to the semiconductor devices associated with thesemiconductor substrate 10, as explained in further detail hereinafter. - Further, a second seed layer 90 (e.g., a second
copper seed layer 92 in the present embodiment) is formed on theback end liner 66 along the upper surface of the low-k ILD layer 50 and on inner sidewalls of thefirst metallization trench 64 of each of the viatrench structures 60. The secondcopper seed layer 90 is also formed on the inner sidewalls of the via 62 of each of the viatrench structures 60. In addition, thesecond copper layer 90 is also formed on the firstcopper seed layer 32 and over the small portions SP of theback end liner 66 located on portions of the firstcopper seed layer 32 in theupper channel passageway 80 in theMOL layer 20 located above a portion of thefirst metal layer 26. The secondcopper seed layer 90 may be formed by, for example, a PVD or a CVD process, and the thickness of the secondcopper seed layer 90 may be, for example, from 10 nm to 30 nm. - Alternatively, and in other embodiments, the second
copper seed layer 90 may be omitted. For instance, in embodiments in which a CVD copper deposition method is used in later stages of the BEOL processes described hereinafter instead of copper plating method for metallization, the secondcopper seed layer 90 may then be omitted. In still other embodiments, the secondcopper seed layer 90 may be used even when using CVD copper deposition for metallization. - Next, referring to
FIG. 10 , a metal material (e.g., copper plating material) is deposited over the structure ofFIG. 9 and ametal layer 92, such as, for example, acopper layer 92 in the present embodiment is then grown from the deposited copper plating material by using the secondcopper seed layer 90 and the firstcopper seed layer 32 as templates in, for example, a copper plating method to thereby form thecopper layer 92 in the each of the viatrench structures 60 and in theupper channel passageway 80 located in theMOL layer 20, as is explained in further detail below. - In the present embodiment using the copper plating process, a copper plating solution (not shown) is deposited over the structure in
FIG. 9 , and acopper layer 92 is grown, for example, upward from the firstcopper seed layer 32 and the secondcopper seed layer 90 in theupper channel passageway 80 located in theopening 22 of theMOL layer 20 to fill theupper channel passageway 80, and thecopper layer 92 is also formed in thefirst metallization trenches 64 by being grown, for example, sideways from the secondcopper seed layer 90 located on the inner sidewalls of thefirst metallization trenches 64 to thereby fill thefirst metallization trenches 64 of the viatrench structures 60. Further, thecopper layer 92 is also grown in thevias 62 by being grown, for example, sideways from the secondcopper seed layer 90 located on the inner sidewalls of the vias 62 during the copper plating process to thereby fill thevias 62. Moreover, thecopper layer 92 may also be overgrown onto upper surfaces of the second copper seed layer 90 (e.g., overgrown with a thickness 500 nm to 1000 nm) outside of the viatrench structures 60, and grown above the viatrench structures 60. - Further, a planarization process using, for example, CMP, is then performed to planarize the
excess copper layer 92 overgrown outside of the viatrench structures 60, the secondcopper seed layer 90 and theback end liner 66. As a result of the above planarization process, a plurality of viatrench metallization structures 69 are formed. The viatrench metallization structures 69 each include one of thefirst metallization trenches 64 that is filled with the planarizedback end liner 66, the planarized secondcopper seed layer 90 and some of the copper layer 92 (now referred to as afirst metallization layer 68 including copper), and one of the vias 62 that is filled with the planarizedback end liner 66, the planarized secondcopper seed layer 90 and with some of the copper layer 92 (now referred to as viacontact 63 including copper). As a result of the above planarization process, thecopper layer 92 grown to fill theupper channel passageway 80 is now referred to as thesecond metal layer 28 of theMOL contact 24 that is located on top of a portion thefirst metal layer 26 with the secondcopper seed layer 90 and the firstcopper seed layer 32 located between thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24, thereby completing the formation of thebilayer MOL contact 24 and forming thesemiconductor structure 100 illustrated inFIG. 1 . - In other words, the above-mentioned BEOL process of the present embodiment is used to form the first metallization layers 68 of the via
trench metallization structures 69, the viacontacts 63 of the viatrench metallization structures 69 and is also used to complete the other half of metal bilayer of theMOL contact 24, thereby forming thesemiconductor structure 100 illustrated inFIG. 1 . - As mentioned above, and in other embodiments, the
MOL contact 24 may instead include, for example, a trilayer structure in which copper is the top layer of the trilayer structure, and any one of cobalt, nickel, gold, silver or tungsten is included in the middle and bottom layers of the trilayer structure. - Alternatively, and in other embodiments, a CVD copper method known in the art may be used instead of the copper plating method to grow a metal layer 92 (e.g., copper layer 92) to form the first metallization layers 68 of the via
trench metallization structures 69, the viacontacts 63 of the viatrench metallization structures 69 and to form the other half (e.g., the second metal layer 28) of metal bilayer of theMOL contact 24. - With the above-mentioned methods of exemplary embodiments of the present application, there is no liner formed at the interface between the via of the via trench metallization structure and the MOL contact. By not forming a liner at the interface between the via of the via trench metallization structure and the MOL contact, a significant reduction in via contact resistance and an increase in performance of the semiconductor structure may be achieved. As discussed above, in conventional art methods, liners are formed at the entire interface between the MOL contact and the via of the BEOL interconnect structure which in turn may lead to a higher via contact resistance.
- In addition, with exemplary embodiments of the present application, there is essentially no liner formed at the interface between the first metal layer and the second metal layer of the MOL contact with the exception of a small portion of a back end liner on portions of the interface between the first metal layer and second metal layer of the MOL contact. However, this small amount of liner may have only a minor effect on the resistance of MOL contact. On the contrary, and in comparison to conventional art fabrication methods that form a liner at the entire interface between the upper metal layer and the lower metal layer of the MOL contact, the MOL contacts formed by methods of exemplary embodiments the present application provide a significantly lower vertical resistance from the MOL contact to the semiconductors devices (e.g., FinFet devices) formed in and/or on the semiconductor substrate.
- Since in exemplary embodiments, a remaining part (e.g., the second metal layer) of the MOL contact is formed in the BEOL process along with the first metallization layers and via contacts, a liner does not need to be formed at the interface between the vias of the via trench structures and the MOL contact or between the first and second metal layers of the MOL contact. In contrast, in the conventional art, the BEOL metallization processes and the formation of the MOL contact are performed separately and thus a liner is formed at the interface between the vias of the via trench structures and the MOL contact and at the interface between the first and second metal layers of the MOL contact.
- Moreover, with exemplary embodiments of the present application, by forming an MOL contact having a multilayered structure (e.g., bilayer structure) in which the second metal layer (upper layer) is formed of, for example, copper and a first metal layer (e.g., bottom layer) includes one of cobalt, tungsten, nickel, silver or gold, the lateral resistance across the MOL contact may also consequently be reduced in comparison to multiplayer MOL contacts in the conventional art.
- Furthermore, with exemplary embodiments of the present application, since the back end liner is not formed on the interface between the via and the MOL contact but rather the back end liner is only formed on the inner sidewalls of the via and the first metallization trench of the via trench metallization structures, a reliable and traditional back end liner including, for example, a TaN/Ta may be used in the via trench metallization structures and a lower via contact resistance may still be achieved. In contrast, in conventional V0M1 integration involving Cu vias, back end liners such as a TaN/Ta back end liner landing on MOL contacts (e.g., tungsten) may have difficulties overcoming the high resistivity of the thin TaN/Ta bilayer film at the bottom of the via.
- In addition, the use of a back liner such as a TaN/Ta back liner in exemplary embodiments of the present application is beneficial over other liner options such as cobalt used in the conventional art which may actually increase contact resistance. Moreover, other alternative schemes attempted in the conventional art seeking to replace using a TaN/Ta back end liner, instead provide a liner at the interface between the Cu via of the BEOL interconnect structure and the MOL contact which as discussed above may increase the via contact resistance.
- Next, a semiconductor structure 200 in accordance with a second embodiment of the present application is illustrated in
FIG. 11 . The same reference numerals will be used in the present embodiment in the detailed description and the drawings to refer to the same elements in common with the first embodiment. Moreover, for the sake of brevity, elements of the first embodiment in common with the present embodiment will not be described. It is noted that the semiconductor structure 200 of the present embodiment is essentially the same as thesemiconductor structure 100 of the first embodiment, except that the semiconductor structure 200 of the present embodiment further includes a dummy viametallization structure 220 which may be used to facilitate metallization during a copper plating process as explained in further detail hereinafter. - In the present embodiment as shown in
FIG. 11 , a dummy viatrench metallization structure 220 is located in the low-k ILD layer 50 and the low-k barrier layer 40 and in between the viatrench metallization structures 69. The dummy viatrench metallization structure 220 may be filled with, for example, a same metal material (e.g., copper) as the viatrench structures 60. The dummy viatrench metallization structure 220 includes a dummy via 212 and a dummyfirst metallization trench 214. The dummyfirst metallization trench 214 of the dummy viatrench metallization structure 220 is located in an upper portion of the low-k ILD layer 50, and the dummy via 212 of the dummy viatrench metallization structure 220 is located in a lower portion of the low-k ILD layer 50 and extends completely through the entire Low-k barrier layer 40. - In present embodiment, the dummy
first metallization trench 214 includes aback end liner 66 located on inner sidewalls thereof, and a secondcopper seed layer 90 located on theback end liner 66 that is on the inner sidewalls of the dummyfirst metallization trench 214. In addition, the dummyfirst metallization trench 214 further includes a dummy first metallization layer 216 (e.g., copper layer) disposed therein which fills the remaining portion of the firstdummy metallization trench 214 that is not filled by theback end liner 66 and the secondcopper seed layer 90. - The dummy via 212 of the dummy via
trench structure 220 includes theback end liner 66 on inner sidewalls thereof, and the secondcopper seed layer 90 located on theback end liner 66 on the inner sidewalls of the dummy via 212. Also, the dummy via 212 of the dummy viatrench metallization structure 220 may include a dummy viacontact 218 therein that is composed of a metal layer (e.g., copper layer) filling a remaining portion of the dummy via 212 not filled by thesecond seed layer 90 and theback end liner 66. - As discussed in further detail in the method for forming the semiconductor structure 200 illustrated in
FIGS. 12-15 , the dummy viatrench metallization structure 220 and the viatrench metallization structures 69 may be formed simultaneously during a same BEOL process (e.g., a conventional dual damascene process) performed on the low-k ILD layer 50 and the low-k barrier layer 40. - The dummy via
contact 218 of the dummy viatrench metallization structure 220 in the present embodiment is not connected to circuitry and thus the dummy viatrench metallization structure 220 is not electrically active. In contrast, the viacontacts 63 of the viatrench metallization structures 69 in the present embodiment are connected to circuitry (not shown) and thus the viatrench metallization structures 69 are electrically active. The dummy viatrench metallization structure 220 is used in the present embodiment to facilitate metallization in the BEOL process such as, for example, facilitating the forming of thesecond metal layer 26 of theMOL contact 24 in theupper channel passageway 80 in theMOL layer 20 when using a copper plating process. - Next, a method for forming the semiconductor structure 200 of the second embodiment will now be described in detail below. Many of the same processing steps used to form the
semiconductor structure 100 of the first embodiment may also be used to form the semiconductor structure 200 of the present embodiment, except that there are some additional features with the process for forming the semiconductor structure 200 of the present embodiment and thereforeFIGS. 7-10 of the first embodiment are replaced by the process steps illustrated inFIGS. 12-15 in the present embodiment as explained in further detail below. - For example, the same processing steps as performed in connection with
FIGS. 2-6 may be performed in the present embodiment to provide asemiconductor substrate 10 having any number of active and/or passive semiconductor devices (or regions) located within thesemiconductor substrate 10 and/or on a surface thereof and which were formed by conventional FEOL processes, and anMOL layer 20 disposed on the upper surface of thesemiconductor substrate 10 including on the semiconductor devices (e.g., FinFet devices) of thesemiconductor substrate 10. Moreover, the same process steps as performed in connection withFIGS. 2-6 may also be performed in the present embodiment to provide anopening 22 in theMOL layer 20, and a sequential stack of the following of aMOL liner 23, a firstmetal material layer 25 for forming a first metal layer 26 (See, e.g.,FIG. 11 ) of an MOL contact 24 (See, e.g.,FIG. 11 ), a firstcopper seed layer 32, and a second metal material layer 34 (e.g., tungsten) inside the opening of theMOL layer 20. - Further, referring to
FIG. 12 of the present embodiment, a Low-k barrier layer 40, a low-k ILD layer 50 and a hard mask layer (not shown) may be sequentially formed on the upper surface of theMOL layer 20, the upper surface of the second metal material layer 34 (e.g., tungsten layer) and the upper surface of the first metal material layer 25 (e.g., cobalt) in the same manner as discussed in connection with the first embodiment illustrated inFIG. 7 . The hard mask layer is then patterned by using, for example, conventional lithography and etching processes to form ahard mask pattern 70′ on the low-k ILD layer 50 which exposes, for example, at least three regions of the low-k ILD layer 50. The low-k ILD layer 50 and the Low-k barrier layer 40 may then be etched using the patternedhard mask 70′ as an etch mask, for example, in a damascene process (e.g., a dual damascene process in the present embodiment) to form a plurality of viatrench structures 60 extending through the low-k ILD layer 50 and the low-k barrier layer 40 in similar fashion to the first embodiment illustrated inFIG. 7 , except that in the present embodiment illustrated inFIG. 12 , unlike the first embodiment ofFIG. 7 , a dummy viatrench structure 210 is also formed in the low-k ILD layer 50 and the Low-k barrier layer 40 and in between the viatrench structures 60. - In the present embodiment, the dummy via
trench structure 210 is formed by using the patternedhard mask 70′ in the same BEOL process (e.g., dual damascene process) used to form the viatrench structures 60. The dummy viatrench structure 210 includes a dummy via 212 and a dummyfirst metallization trench 214. The dummyfirst metallization trench 214 of the dummy viatrench structure 210 is located in an upper portion of the low-k ILD layer 50, and the dummy via 212 of the dummy viatrench structure 210 is located in a lower portion of the low-k ILD layer 50 and extends through the entire low-k barrier layer 40 to expose the upper surface of the secondmetal material layer 34. In some embodiments, the opening at the bottom of the via 62 of each of the viatrench structures 60 has a width less than a width of the opening at the bottom of dummy via 212 of the dummy viatrench structure 210. In other embodiments, the opening at the bottom of the via 62 of each of the viatrench structures 60 has a width that is equal to a width of the opening at the bottom of dummy via 212 of the dummy viatrench structure 210. However, exemplary embodiments of the present application are not limited to the above-mentioned widths for the openings at the bottom of thevias 62 and the opening at the bottom of the dummy via 212 but rather these widths may be varied depending upon the specific application. - Now referring to
FIG. 13 , the patternedhard mask 70′ and the secondmetal material layer 34 are removed using, for example, a wet etching process selective to the firstcopper seed layer 32, thefirst metal layer 26, the low-k barrier layer 40, and the low-k ILD layer 50, thereby defining anupper channel passageway 80 on the firstcopper seed layer 32 in theopening 20 ofMOL layer 20. Thevias 62 of the viatrench structures 60 are each connected to openings of theupper channel passageway 80. Also, the dummy via 212 of the dummy viatrench structure 210 is also connected to an opening of theupper channel passageway 80. In addition, the patternedhard mask 70′ and the secondmetal material layer 34 may then be removed using the same processes (e.g., wet etching process) discussed in connection withFIG. 8 of the first embodiment. - Next, referring to
FIG. 14 , aback end liner 66 is then deposited on upper surfaces of the low-k ILD layer 50, on inner sidewalls of thefirst metallization trench 64, on inner sidewalls of the via 62 of the viatrench structures 60, on inner sidewalls of the dummyfirst metallization trench 214 of the dummy viatrench structure 210 and on inner sidewalls of the dummy via 212 of the dummy viatrench structure 210 by, for example, a PVD process. Further, as shown inFIG. 14 , a small portion SP of theback end liner 66 may drip down through the viatrench structures 60 during the formation of theback end liner 66 into theupper channel passageway 80 located in theopening 22 of theMOL layer 20 and onto portions of the firstcopper seed layer 32 located directly underneath the viatrench structures 60, and another small portion SP′ of theback end liner 66 may also drip down through the dummy viatrench structure 210 and onto another portion of the firstcopper seed layer 32 located directly underneath the dummy viatrench structure 210. - The small portion SP of the
back end liner 66 may be, for example, about the same width as the openings of the bottoms of each of thevias 62 of the viatrench metallization structures 69 and the other small portion SP′ of theback end liner 66 may be, for example, about the same width as the opening of the bottom of the dummy via 212 of the dummy viatrench metallization structures 220. - Further, a second
copper seed layer 90 is grown on substantially the entireback end liner 66 along the upper surface of the low-k ILD layer 50, on the inner sidewalls of thefirst metallization trench 64 of the viatrench structures 60, on the inner sidewalls of the via 62 of the viatrench structures 60, on the inner sidewalls of thedummy metallization trench 214 of the dummy viatrench structure 210 and on the inner sidewalls of the dummy via 212 of the dummy viatrench structure 210. In addition, thesecond copper layer 90 is also formed on substantially the entire firstcopper seed layer 32, and over the small portion SP of theback end liner 66 located on portions of the firstcopper seed layer 32 in theupper channel passageway 80 in theMOL layer 20 and over the other small portion SP′ of theback end liner 66 located on another portion of the firstcopper seed layer 32 in theupper channel passageway 80 in theMOL layer 20. For example, the secondcopper seed layer 90 may be formed by a PVD or a CVD process, and the thickness of the secondcopper seed layer 90 may be from 10 nm to 30 nm. - Next, as shown in
FIG. 15 , a metal material (e.g. copper material) is deposited over the structure ofFIG. 14 and then ametal layer 92, such as, for example, acopper layer 92 is grown by using the secondcopper seed layer 90 and thefirst seed layer 32 as templates in, for example, a copper plating method to thereby form thecopper layer 92 on the secondcopper seed layer 90, in the viatrench structures 60, in the dummy viatrench structure 210 and in theupper channel passageway 80, as is explained in further detail below. - In particular, in the present embodiment using the copper plating process, a copper plating solution (not shown) is deposited over the structure of
FIG. 14 , and grown, for example, upward from the firstcopper seed layer 32 and the secondcopper seed layer 92 to form a metal layer 92 (e.g., copper layer 92) that fills theupper channel passageway 80 in theopening 22 of theMOL layer 20. In addition, thecopper layer 92 is also grown in thefirst metallization trench 64 of each of the viatrench structures 60, and the via 62 of each of the viatrench structures 60 by being grown, for example, sideways from the secondcopper seed layer 90 located on the inner sidewalls of thefirst metallization trenches 64 and the inner sidewalls of thevias 62, to thereby fill thefirst metallization trench 64 of each of the viatrench structures 60 and thevias 62 of each of the viatrench structures 60. - Further, the
copper layer 92 is also grown in the dummyfirst metallization trench 214 of the dummy viatrench structure 210 and in the dummy via 212 of the dummy viatrench structure 210 by being grown, for example, sideways from the secondcopper seed layer 90 located on the inner sidewalls of the dummyfirst metallization trench 214 and the inner sidewalls of the dummy via 212 to thereby fill the dummyfirst metallization trench 214 of the dummy viatrench structure 210 and the dummy via 212 of the dummy viatrench structure 210. Moreover, thecopper layer 92 may also be overgrown on upper surfaces of the second copper seed layer 90 (e.g., overgrown with a thickness 500 nm to 1000 nm) and also above the viatrench structures 60 and the dummy viatrench structure 210. - Next, a planarization process using, for example, CMP is performed to planarize the
excess copper layer 92 overgrown outside of the viatrench structures 60 and the dummy viatrench structure 210, the secondcopper seed layer 90 and theback end liner 66. As a result of the above planarization process, a plurality of viatrench metallization structures 69 and a dummy viatrench metallization structure 220 are now formed. The viatrench metallization structures 69 each include thefirst metallization trench 64 that includes the planarizedback end liner 66, the planarized secondcopper seed layer 90 and is filled with the copper layer 92 (now referred to as afirst metallization layer 68 including copper), and the via 62 that includes the planarizedback end liner 66, the planarized secondcopper seed layer 90 and is filled with the copper layer 92 (now referred to as viacontact 63 including copper). The dummy viatrench metallization structure 220 includes the dummyfirst metallization trench 214 that includes the planarizedback end liner 66, the planarized secondcopper seed layer 90 and is filled with the copper layer 92 (now referred to as a dummyfirst metallization layer 216 including copper), and the dummy via 212 that includes the planarizedback end liner 66, the planarized secondcopper seed layer 90 and is filled with the copper layer 92 (now referred to as dummy viacontact 218 including copper). - In addition, as a result of the above planarization process, the
copper layer 92 grown to fill theupper channel passageway 80 now constitutes thesecond metal layer 28 of theMOL contact 24 that is located on top of a portion thefirst metal layer 26 with the secondcopper seed layer 90 and the firstcopper seed layer 32 located between thefirst metal layer 26 and thesecond metal layer 28 of theMOL contact 24, thereby completing the formation of thebilayer MOL contact 24 and forming the semiconductor structure 200 illustrated inFIG. 11 . - In other words, the above-mentioned BEOL process of the present embodiment is used to form the
first metallization layer 68 of the viatrench metallization structure 69, the viacontact 63 of the viatrench metallization structure 69, the dummyfirst metallization layer 216 of the dummy viatrench metallization structure 220, the dummy via 212 of the dummy viatrench metallization structure 220, and is also used to complete the other half of metal bilayer of theMOL contact 24, thereby forming the semiconductor structure 200 illustrated inFIG. 11 . - As discussed above, the dummy via
contact 218 of the dummy viatrench metallization structure 220 is not connected to circuitry and thus the dummy viatrench metallization structure 220 is not active. In contrast, the viacontacts 63 of the viatrench metallization structures 69 are connected to circuitry and thus the viatrench metallization structures 60 are electrically active. - Alternatively, and in other embodiments, a CVD copper method known in the art may be used to grow a metal layer 92 (e.g., copper layer) instead of the copper plating method to form the
first metallization layer 68 of the viatrench metallization structure 69, the viacontact 63 of the viatrench metallization structure 69, the dummyfirst metallization layer 216 of the dummy viatrench metallization structure 220, the dummy via 212 of the dummy viatrench metallization structure 220, and thesecond metal layer 28 of theMOL contact 24. - As noted above, in certain instances a
dummy metallization structure 220 may be necessary to facilitate metallization at the BEOL stage when using a copper plating process for metallization at the BEOL stage. Namely, if a distance between a via 62 of one viatrench metallization structures 69 to a via 62 of a closest next one of the viatrench metallization structures 69 is expected to be significantly greater than a width of the opening of the bottom of thevias 62 of the viatrench metallization structures 69 then the copper may not properly fill theupper channel passageway 80 in theMOL layer 20 for forming thesecond metal layer 28 of theMOL contact 24 and consequently it may be necessary to form a dummy viatrench metallization structure 220 to facilitate metallization at the BEOL stage. - For example, set forth below is guideline Example 1 which may be applicable to the semiconductor structure 200 of the second embodiment for assisting one in determining if it may be necessary to form a dummy via
trench metallization structure 220 between the viatrench metallization structures 69. The below guideline Example 1 is by way of example only and is intended for illustration purposes only. Thus, exemplary embodiments of the present application are not limited thereto or thereby. Moreover, as would be readily understood by one of ordinary skill in the art viewing the present application, the numbers (e.g., distances and widths) provided below may be varied to suit a specific type of application. - In particular, according guideline Example 1, one who intended to use a copper plating process for metallization at the BEOL stage would provide at least one dummy via
trench structure 210 if a distance (“z”) between a via 62 of one of viatrench metallization structures 69 to a via 62 of a next closest one of the viatrench metallization structure 69 was expected to be about 3 times or more greater than a width (“x”) of the openings of the bottom of thevias 62 of the viatrench metallization structures 69. - For example, in the present guideline example, if z<3×, then no dummy via
trench metallization structure 220 is needed. On the other hand, if z≧3×, then a dummy viatrench metallization structure 220 may be need to be formed between the viatrench metallization structures 69. For the sake of illustration only, in the present guideline example, z=8× and thus, a dummy viatrench metallization structure 220 is formed in between the viatrench metallization structures 69. Moreover, in the present guideline example, the dummy viatrench structure 220 is formed between two of the viatrench metallization structures 69 at a specific position and having a dummy via 212 with a bottom opening having a width of 2× (e.g., 2 times the width of the openings of the bottom ofvias 62 of the via trench metallization structures 69) such that the dummy via 212 of the dummy viatrench metallization structure 220 located between the two viatrench metallization structures 69 is not spaced apart from thevias 62 of either of the two viatrench metallization structures 69 by a distance of more than 3×. - As discussed, the above is only an example, and thus the distance between the
vias 62 of thetrench metallization structures 69 and the widths of the openings of the bottoms of thevias 62 of the viatrench metallization structures 69, as well as the width of opening at the bottom of the dummy via 212 of the viatrench metallization structure 220 may also be varied from the above mentioned distances and widths in a copper plating process depending upon the desired application. - Further, in addition to providing proper distances between
vias 62 of viatrench metallization structures 69 during a copper plating process to facilitate BEOL metallization, an additional general non-limiting guideline when using a copper plating during BEOL metallization is that the width and/or depth of theupper channel passageway 80 in which thesecond metal layer 28 of theMOL contact 24 is formed should be, for example, less than the width of each of the openings at the bottom of thevias 62 of the viatrench metallization structures 69 to ensure that during metallization at the BEOL stage, the openings ofvias 62 do not close before the entireupper channel passageway 80 is filled with copper but exemplary embodiments are not limited thereto. - Alternatively, as discussed, if a copper CVD process is being used instead of a copper plating process in the BEOL metallization steps then the use of a dummy via
metallization structure 220 may not be necessary. However, similar to copper plating, also when using a copper CVD process, as a general non-limiting guideline, the width and/or depth of theupper channel passageway 80 in which thesecond metal layer 28 of theMOL contact 24 is formed should be, for example, less than the width of each of the openings at the bottom of thevias 62 of the viatrench metallization structures 69 to ensure that during metallization at the BEOL stage, the openings ofvias 62 do not close before the entireupper channel passageway 80 is filled with copper but exemplary embodiments are not limited thereto. - Next, a
semiconductor structure 300 in accordance with a third exemplary embodiment of the present application is illustrated inFIG. 16 . The same reference numerals will be used in the present embodiment in the detailed description and the drawings to refer to the same elements in common with the first and second embodiments. Moreover, for the sake of brevity, elements of the first embodiment and second embodiment in common with the present embodiment will not be described. It is noted that thesemiconductor structure 300 of the present embodiment is essentially the same as the semiconductor structure 200 of the second embodiment, except that thesemiconductor structure 300 of the present embodiment further includes an additional dummy viatrench metallization structure 220 formed between the viatrench metallization structures 69 than in the second embodiment. As with the first one of the dummy viatrench metallization structure 220 illustrated in the semiconductor structure 200 ofFIG. 11 of the second embodiment, the additional dummy viatrench metallization structure 220 in the present embodiment may also include a dummyfirst metallization trench 214 including a dummyfirst metallization layer 216 therein, and a dummy via 212 including a dummy viacontact 218 therein. - The
semiconductor structure 300 including the additional dummy viatrench metallization structure 220 and all of its above-mentioned accompanying elements may be formed using essentially the same techniques, processes and materials used for forming semiconductor structure 200 formed in the second embodiment of the present application illustrated inFIG. 11 with the exception that in the present embodiment an extra dummy viatrench metallization structure 220 is formed, as would be readily understood by one of ordinary skill in the art. - As set forth below is guideline example which may be applicable to the
semiconductor structure 300 of the third embodiment for determining if it may be necessary to form a dummy viatrench structure 210 between the viatrench structures 60, and this guideline example, is termed as guideline Example 2. The below guideline example is for illustration purposes only and exemplary embodiments of the present application are not limited thereto or thereby. Moreover, as would be readily understood by one of ordinary skill in the art viewing the present application, the numbers provided below (e.g., widths of bottoms of openings of vias and dummy vias and distances betweenvias 62 and dummy vias 212) are simply for illustrative purposes and thus may be varied to suit a specific type of application. - In guideline Example 2, there are aspects similar to guideline Example 1 in that one who intended to use a copper plating process for metallization at the BEOL stage would provide at least one dummy via
trench metallization structure 220 if a distance (“z”) between a via 62 of one of viatrench metallization structures 69 to a via 62 of a next closet one of the viatrench metallization structures 69 was expected to be about 3 times or more greater than a width (“x”) of the openings of the bottoms of thevias 62 of the viatrench metallization structures 69. However, different from guideline Example 1, is that the distance from a via 62 of one of the viatrench structures 60 to the via 62 of the next closest one of the viatrench structures 60 is significantly greater in the present guideline example then in guideline Example 1. - For example, in the present guideline example, z=13× and thus, more than one dummy via
trench metallization structure 220 is formed between the closest of two viatrench metallization structures 69 such that there is no greater than 3× of spacing from a via (whether active 62 or dummy 212) to the next closet via (whether active 62 or dummy 212). Moreover, in the present guideline example, the dummy viatrench metallization structures 220 each have dummy via 212 with a bottom opening having a width of 2× (e.g., 2 times the width of the opening of the bottom ofvias 62 of the via trench metallization structures 69). - As discussed, the above is a non-limiting example for illustration purposes only, and the distance between the
vias 62 of thetrench metallization structures 69 and the widths of the openings of the bottoms of thevias 62 of the viatrench metallization structures 69, as well as the width of opening at the bottom of the dummy via 212 of the viatrench metallization structures 220 may also be varied from the above mentioned distances and widths in a copper plating process depending upon the desired application. - While the present application has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. Each of the various embodiments of the present application can be implemented alone, or in combination with any other embodiments of the present application unless expressly disclosed otherwise or otherwise impossible as would be known to one of ordinary skill in the art. Accordingly, the present application is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the present application and the following claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/755,440 US9991202B2 (en) | 2015-06-30 | 2015-06-30 | Method to reduce resistance for a copper (CU) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
US15/820,602 US10403574B2 (en) | 2015-06-30 | 2017-11-22 | Method to reduce resistance for a copper (Cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/755,440 US9991202B2 (en) | 2015-06-30 | 2015-06-30 | Method to reduce resistance for a copper (CU) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/820,602 Division US10403574B2 (en) | 2015-06-30 | 2017-11-22 | Method to reduce resistance for a copper (Cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170005037A1 true US20170005037A1 (en) | 2017-01-05 |
US9991202B2 US9991202B2 (en) | 2018-06-05 |
Family
ID=57682996
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/755,440 Active 2035-07-17 US9991202B2 (en) | 2015-06-30 | 2015-06-30 | Method to reduce resistance for a copper (CU) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
US15/820,602 Active US10403574B2 (en) | 2015-06-30 | 2017-11-22 | Method to reduce resistance for a copper (Cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/820,602 Active US10403574B2 (en) | 2015-06-30 | 2017-11-22 | Method to reduce resistance for a copper (Cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom |
Country Status (1)
Country | Link |
---|---|
US (2) | US9991202B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10204829B1 (en) | 2018-01-12 | 2019-02-12 | International Business Machines Corporation | Low-resistivity metallic interconnect structures with self-forming diffusion barrier layers |
US10211095B2 (en) | 2016-03-24 | 2019-02-19 | International Business Machines Corporation | High performance middle of line interconnects |
US20190115253A1 (en) * | 2015-12-30 | 2019-04-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming interconnection structure |
CN110970355A (en) * | 2018-09-28 | 2020-04-07 | 台湾积体电路制造股份有限公司 | Selective deposition of metal barrier layers in damascene processes |
US10903111B2 (en) | 2019-03-20 | 2021-01-26 | International Business Machines Corporation | Semiconductor device with linerless contacts |
US11114382B2 (en) | 2018-10-19 | 2021-09-07 | International Business Machines Corporation | Middle-of-line interconnect having low metal-to-metal interface resistance |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5358901A (en) * | 1993-03-01 | 1994-10-25 | Motorola, Inc. | Process for forming an intermetallic layer |
US20080088022A1 (en) * | 2006-10-13 | 2008-04-17 | Stmicroelectronics S.A. | Implementation of a metal barrier in an integrated electronic circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5359901A (en) | 1991-01-22 | 1994-11-01 | Lew Hyok S | Method for measuring mass flow rate |
DE102007009912B4 (en) * | 2007-02-28 | 2009-06-10 | Advanced Micro Devices, Inc., Sunnyvale | A method of making a copper-based metallization layer having a conductive cap layer by an advanced integration scheme |
US9397045B2 (en) * | 2014-10-16 | 2016-07-19 | Taiwan Semiconductor Manufacturing Co., Ltd | Structure and formation method of damascene structure |
-
2015
- 2015-06-30 US US14/755,440 patent/US9991202B2/en active Active
-
2017
- 2017-11-22 US US15/820,602 patent/US10403574B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5358901A (en) * | 1993-03-01 | 1994-10-25 | Motorola, Inc. | Process for forming an intermetallic layer |
US20080088022A1 (en) * | 2006-10-13 | 2008-04-17 | Stmicroelectronics S.A. | Implementation of a metal barrier in an integrated electronic circuit |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190115253A1 (en) * | 2015-12-30 | 2019-04-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming interconnection structure |
US10985055B2 (en) | 2015-12-30 | 2021-04-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnection structure with anti-adhesion layer |
US10998226B2 (en) * | 2015-12-30 | 2021-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming interconnection structure with anti-adhesion liner |
US11948835B2 (en) | 2015-12-30 | 2024-04-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnection structure with anti-adhesion layer |
US10211095B2 (en) | 2016-03-24 | 2019-02-19 | International Business Machines Corporation | High performance middle of line interconnects |
US10204829B1 (en) | 2018-01-12 | 2019-02-12 | International Business Machines Corporation | Low-resistivity metallic interconnect structures with self-forming diffusion barrier layers |
CN110970355A (en) * | 2018-09-28 | 2020-04-07 | 台湾积体电路制造股份有限公司 | Selective deposition of metal barrier layers in damascene processes |
US11114382B2 (en) | 2018-10-19 | 2021-09-07 | International Business Machines Corporation | Middle-of-line interconnect having low metal-to-metal interface resistance |
US10903111B2 (en) | 2019-03-20 | 2021-01-26 | International Business Machines Corporation | Semiconductor device with linerless contacts |
US11688632B2 (en) | 2019-03-20 | 2023-06-27 | International Business Machines Corporation | Semiconductor device with linerless contacts |
Also Published As
Publication number | Publication date |
---|---|
US20180096933A1 (en) | 2018-04-05 |
US9991202B2 (en) | 2018-06-05 |
US10403574B2 (en) | 2019-09-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10403574B2 (en) | Method to reduce resistance for a copper (Cu) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom | |
US11328952B2 (en) | Interconnect structure and method | |
US10170396B2 (en) | Through via structure extending to metallization layer | |
US9666529B2 (en) | Method and structure to reduce the electric field in semiconductor wiring interconnects | |
US10090167B2 (en) | Semiconductor device and method of forming same | |
US9589890B2 (en) | Method for interconnect scheme | |
US9558999B2 (en) | Ultra-thin metal wires formed through selective deposition | |
US11923295B2 (en) | Interconnect level with high resistance layer and method of forming the same | |
TW202013471A (en) | Method of forming semiconductor device | |
US11450563B2 (en) | Interconnect structure and method | |
US20230317805A1 (en) | Semiconductor device structure and methods of forming the same | |
US11901219B2 (en) | Methods of forming semiconductor device structures | |
US11652049B2 (en) | Semiconductor device and method of forming thereof | |
US20220359376A1 (en) | Integrated circuit structure and method for forming the same | |
US20220384334A1 (en) | Interconnect structure and method | |
KR102569147B1 (en) | Multi-layered insulating film stack | |
TWI835507B (en) | Semiconductor device structure and methods of forming the same | |
US20240105591A1 (en) | Interconnect structure and methods of forming the same | |
US20220367194A1 (en) | Semiconductor devices and methods of manufacturing | |
US20230035580A1 (en) | Interconnect structure and methods of forming the same | |
TW202243202A (en) | Complementary metal oxide semiconductor device | |
CN114597207A (en) | Semiconductor device structure and forming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIANG, JIM S.;LONG, JUSTIN C.;OGINO, ATSUSHI;REEL/FRAME:035939/0269 Effective date: 20150625 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:037941/0684 Effective date: 20160307 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES U.S. 2 LLC;REEL/FRAME:038224/0720 Effective date: 20160407 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |