US20160380788A1 - Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver - Google Patents
Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver Download PDFInfo
- Publication number
- US20160380788A1 US20160380788A1 US14/749,884 US201514749884A US2016380788A1 US 20160380788 A1 US20160380788 A1 US 20160380788A1 US 201514749884 A US201514749884 A US 201514749884A US 2016380788 A1 US2016380788 A1 US 2016380788A1
- Authority
- US
- United States
- Prior art keywords
- gain
- receiver system
- offset
- response
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 64
- 238000006243 chemical reaction Methods 0.000 title abstract description 12
- 230000004044 response Effects 0.000 claims abstract description 64
- 238000012937 correction Methods 0.000 claims abstract description 60
- 230000008859 change Effects 0.000 claims abstract description 37
- 230000007704 transition Effects 0.000 claims description 73
- 238000001514 detection method Methods 0.000 claims description 68
- 238000012544 monitoring process Methods 0.000 claims description 47
- 230000008569 process Effects 0.000 description 16
- 238000010586 diagram Methods 0.000 description 15
- 239000004020 conductor Substances 0.000 description 13
- 230000001960 triggered effect Effects 0.000 description 9
- 230000006735 deficit Effects 0.000 description 6
- 238000005259 measurement Methods 0.000 description 6
- 230000007423 decrease Effects 0.000 description 4
- RZTAMFZIAATZDJ-UHFFFAOYSA-N felodipine Chemical compound CCOC(=O)C1=C(C)NC(C)=C(C(=O)OC)C1C1=CC=CC(Cl)=C1Cl RZTAMFZIAATZDJ-UHFFFAOYSA-N 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000001914 filtration Methods 0.000 description 3
- 230000001629 suppression Effects 0.000 description 3
- 230000002457 bidirectional effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 238000009738 saturating Methods 0.000 description 1
- 238000011451 sequencing strategy Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
- H03G3/3078—Circuits generating control signals for digitally modulated signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/30—Circuits for homodyne or synchrodyne receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/007—Demodulation of angle-, frequency- or phase- modulated oscillations by converting the oscillations into two quadrature related signals
- H03D3/008—Compensating DC offsets
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
- H03G3/3068—Circuits generating control signals for both R.F. and I.F. stages
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/066—Multilevel decisions, not including self-organising maps
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/007—Demodulation of angle-, frequency- or phase- modulated oscillations by converting the oscillations into two quadrature related signals
- H03D3/009—Compensating quadrature phase or amplitude imbalances
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
Description
- 1. Field
- This disclosure relates generally to radio frequency receivers, and more specifically, to dynamic impairment compensation in direct conversion (DC) radio frequency receivers.
- 2. Related Art
- Direct conversion receivers (DCRs) convert a radio frequency (RF) carrier waveform directly to baseband. Optimal signal reception requires the receiver gains, linearity, I and Q signal gain and phase mismatch, direct current voltage (DC) offsets and tuning parameters to be setup accurately for accurate reception of the down-converted antenna signal. Receiver impairments such as inadequate carrier suppression, second order inter-modulation, device level mismatches and inherent offsets in the active circuits of the receiver front end all contribute to a DC offset bias level in the down-converted baseband signal that needs to be corrected or compensated. Similarly, in-phase/quadrature (I/O) path mismatches such as local oscillator (LO) generated noise (or equivalent), mismatches between I/O path circuits and parasitics, and gain mismatches between I/O path baseband circuits and data converters exhibit as IQ phase and gain imbalance.
- Such DCR artifacts can seriously impede normal operation of a receiver by causing saturation and creating race conditions for transceiver state machines resulting in, e.g., automatic gain control failure, calibration out-of-range, ADC dynamic range wastage and/or incorrect demodulation and hence incorrect symbol recovery by a modem.
- Receiver artifacts on silicon are implementation dependent and are impacted by the process technology node, layout, routing parasitics as well as specific circuit topology. In addition, the receiver impairments tend to be a function of process, voltage, temperature, RF frequency as well as external board level factors such as PCB layout and components.
- DCR operation requires a highly coordinated factory trim, calibration, compensation and sequencing strategy for successful reception over a range of operational parameters.
- The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
-
FIG. 1 illustrates a block diagram depicting an example receiver system in which the present disclosure is implemented, according to some embodiments. -
FIG. 2 illustrates a timing diagram depicting a sequence of various operations of thereceiver system 100 ofFIG. 1 , according to some embodiments. -
FIG. 3 illustrates a flowchart of an example a method of operating the receiver system ofFIG. 1 during various phases of operation, according to some embodiments. -
FIG. 4 illustrates an example state diagram of an automatic gain control module, I/O mismatch calibration and correction, and DC offset calibration and correction according to some embodiments. - Embodiments of the present invention are illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements, unless otherwise noted. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.
- The following sets forth a detailed description of various embodiments intended to be illustrative of the invention and should not be taken to be limiting.
- The present disclosure provides a direct conversion receiver (DCR) system and a method of operating a direct conversion receiver with multiple interactive compensation control structures including autonomous gain control (AGC) and receiver artifact mitigation such as in-phase/quadrature (IQ) mismatch and DC offset compensations targeted for receivers to be used for wireless connectivity. Some of the key operational steps and control interactions between various components of the direct conversion receiver architecture include receiver calibration of IQ gain and phase mismatch, receiver warm-up calibration of DC offsets using calibrated IQ mismatch, fast adaptation to optimal operational receiver gain using high and low signal level tracking along the receiver path at transconductance and baseband filter outputs, calibrated DC offset and IQ mismatch compensation applied as a function of receiver gain, and the ability to fine tune operational receiver gain based on a wide-band received signal strength indicator (RSSI) estimate of ADC signal level. When the AGC gain settles, a DC tracking loop is executed for a prescribed time to remove residual DC offset errors due to calibration quantization and dynamic effects by applying an updated DC correction. During normal operation, the received signal level is tracked using RSSI measurement and the receiver gain is adjusted, if needed. Changes in the receiver gain due to the arrival or departure of a blocking signal based on either peak (or clip) detector trigger or a sampled RSSI step change can be made quickly once detected. Once a signal stream is in active reception, a precise narrow-band RSSI measurement is measured for selection of best routing path, etc. by higher layers of software.
-
FIG. 1 illustrates a block diagram depicting anexample receiver system 100 in which the present disclosure is implemented. Although a number of components are illustrated in a particular arrangement inFIG. 1 ,receiver system 100 may include additional or fewer components and such components may have a different arrangement. It is noted thatanalog portion 102 includes thick lines having slash marks, where such thick lines indicate differential signals in some embodiments. In other embodiments, such signals need not be differential and instead may be single-ended signals. It is also noted thatdigital portion 103 includes thick lines having slash marks, which indicate a digital multi-bit data bus signal. -
Receiver system 100 includes anantenna system 101, ananalog portion 102, and adigital portion 103 for receiving RF (radio frequency) signals.Antenna system 101 includesantenna 104 andmatching network 105.Analog portion 102 includes a transconductance amplifier (TCA) 110, amixer 115, a first transimpedance amplifier (TZA-I) 121 for an in-phase signal path (I-path), a second transimpedance amplifier (TZA-Q) 122 for a quadrature signal path (Q-path), a first baseband filtering amplifier (BBF-I) 131 for the I-path, a second baseband filtering amplifier (BBF-Q) 132 for the Q-path, a transimpedance amplifier (TZA)peak detector 125, and a baseband filtering amplifier (BBF)peak detector 135.Analog portion 102 also includes an initial portion of a first analog-to-digital converter (ADC-I) 141 for the I-path and an initial portion of a second analog-to-digital converter (ADC-Q) 142 for the Q-path. The combination of TCA 110, TZA-I 121, and TZA-Q 122 may also be referred to herein as a low noise amplifier (LNA).Digital portion 103 includes a remaining portion of ADC-I 141 and a remaining portion of ADC-Q 142, a received signal strength indication (RSSI)module 150, and an automatic gain control (AGC)module 145. Each of these components are implemented, at least in part, as circuitry. TCA, TZA-I, TZA-Q, BBF-I, and BBF-Q, components are considered to be gain elements ofreceiver system 100. The components ofreceiver system 100 are further discussed below. - In
antenna system 101,antenna 104 is configured to receive a signal and provide the signal to matchingnetwork 105.Matching network 105 is configured to suppress out-of-band RF signals and result in improved impedance matching between the antenna and theTCA 102 input. This allows for coupling of the received in-band RF antenna signal to theanalog portion 102 ofreceiver system 100. In some embodiments,matching network 105 is also configured to transform the single-ended antenna signal into a differential voltage signal (e.g., by using a balun or similar device to produce a negative voltage signal and a positive voltage signal of equal magnitude), while also matching the single ended impedance of the antenna to the differential input impedance of the analog portion ofreceiver system 100.Matching network 105 provides the RF input signal toTCA 110. - In
analog portion 102 ofreceiver system 100, TCA 110 is configured to receive the voltage signal (e.g., single-ended or differential) from matchingnetwork 105 and to output a current signal proportional to the received voltage signal based on a programmable gain ofTCA 110. The current signal is then provided to mixer 115 that is configured to mix the current signal with a local oscillator signal to produce an I-path current signal that is provided to TZA-I 121, and to mix the current signal with another signal from the local oscillator to produce a Q-path current signal that is provided to TZA-Q 122. The second local oscillator signal is 90° offset (or delayed in time) from the first local oscillator signal. The first and second local oscillator signals may be set at a same frequency (e.g., 2.4 GHz). - TZA-I 121 is configured to receive the I-path current signal and output an I-path voltage signal proportional to the I-path current signal based on a programmable gain of TZA-I 121. TZA-
Q 122 is configured to receive the Q-path current signal and output a Q-path voltage signal proportional to the Q-path current signal based on a programmable gain of TZA-Q 122. TCA, TZA-I, and TZA-Q each receive a gain control signal that programs the respective gain of TCA, TZA-I and TZA-Q, further discussed below in connection withFIG. 7 . In some embodiments, a single (e.g., tied) gain control signal is provided to TCA, TZA-I, and TZA-Q, which is illustrated inFIG. 1 as TCA/TZA gain control 170. In other embodiments (not shown), separate and independent gain control signals are provided to TCA, TZA-I, and TZA-Q. The total gain realized comprises the gain in TCA, typically a down-conversion loss in the mixer, and gain realized in the TZA stage (and/or an active mixer). -
TZA peak detector 125 is configured to receive the I-path voltage signal and the Q-path voltage signal, a programmablehigh threshold value 176, a programmablelow threshold value 181, and aclear signal 186.TZA peak detector 125 is configured to detect whether the I-path and Q-path voltage signals exceed a high threshold specified byhigh threshold value 176 and exceed a low threshold specified bylow threshold value 181. In response to detection of either the I-path voltage signal and the Q-path voltage signal exceeding the high threshold,TZA peak detector 125 is configured to immediately output a high peak detection signal (illustrated aspdet_hi 191 inFIG. 1 ) to notifyAGC module 145. In response to detection of either the I-path voltage signal and the Q-path voltage signal exceeding the low threshold,TZA peak detector 125 is configured to immediately output a low peak detection signal (illustrated aspdet_lo 196 inFIG. 1 ) to notifyAGC module 145.TZA peak detector 125 is configured to be disabled or reset in response toclear signal 186 being triggered, where the I-path and Q-path voltage signals are ignored during the time thatclear signal 186 is triggered.Clear signal 186 is triggered byAGC module 145 afterAGC module 145 applies a gain adjustment or change to one or more gain elements inreceiver system 100, as further discussed below. - BBF-
I 131 is configured to receive the I-path voltage signal and output a filtered I-path voltage signal proportional to the received I-path voltage signal based on a programmable gain of BBF-I. BBF-Q 132 is configured to receive the Q-path voltage signal and output a filtered Q-path voltage signal proportional to the received Q-path voltage based on a programmable gain of BBF-Q. BBF-I and BBF-Q are each configured to pass frequency signals inside of a configured frequency interval of (0,B), where B is the cutoff frequency of the baseband filter. The cutoff frequencies of BBF-I and BBF-Q are set to allow for signals within a desirable frequency bandwidth of the I-path voltage signal and the Q-path voltage signal, respectively, to propagate to ADC-I and ADC-Q. -
BBF peak detector 135 is configured to receive the filtered I-path voltage signal and the filtered Q-path voltage signal, a programmablehigh threshold value 177, a programmablelow threshold value 182, and aclear signal 187.BBF peak detector 135 is configured to detect whether the filtered I-path and filtered Q-path voltage signals exceed a high threshold specified byhigh threshold value 177 and exceed a low threshold specified bylow threshold value 182. In response to detection of either the filtered I-path voltage signal and the filtered Q-path voltage signal exceeding the high threshold,BBF peak detector 135 is configured to immediately output a high peak detection signal (illustrated aspdet_hi 192 inFIG. 1 ) to notifyAGC module 145. In response to detection of either the filtered I-path voltage signal and the filtered Q-path voltage signal exceeding the low threshold,BBF peak detector 135 is configured to immediately output a low peak detection signal (illustrated aspdet_lo 197 inFIG. 1 ) to notifyAGC module 145.BBF peak detector 135 is configured to be disabled or reset in response toclear signal 187 being triggered, where the filtered I-path and filtered Q-path voltage signals are ignored during the time thatclear signal 187 is triggered.Clear signal 187 is triggered byAGC module 145 afterAGC module 145 applies a gain adjustment or change to one or more gain elements or AGC states inreceiver system 100, as further discussed below. - ADC-
I 141 is configured to receive the filtered I-path voltage signal and ADC-Q 142 is configured to receive the filtered Q-path voltage signal. In thedigital portion 103 ofreceiver 100, ADC-I 141 is further configured to output a digital signal that represents the filtered I-path voltage signal, illustrated inFIG. 1 as I-channel 156. ADC-Q 142 is further configured to output a digital signal that represents the filtered Q-path voltage signal, illustrated inFIG. 1 as Q-channel 157. I-channel and Q-channel are available for further digital processing. - For the in-phase path of
receiver system 100,decimation filter 152 receives I-channel 156 and can include a low pass filter to remove high frequency components of I-channel 156 as well as a downsampler that retains every Mth sample of the filtered I-channel 156. The filtered and downsampled I-channel signal is then provided to I/Q mismatch calibration andcorrection module 154, which uses any suitable I/Q calibration and correction technique(s) to remove I-channel 156 mismatch and leakage. The output of I/O mismatch calibration andcorrection module 154 is provided to DC offset calibration andcorrection module 156. DC offset in a signal is a measure of the mean amplitude displacement of the signal from zero. In a Cartesian receiver, I and Q paths are in quadrature to each other and as such a presence of DC offset in I and Q paths causes the received signal to be not co-centric with the quadrature origin (i.e, I=Q=0). Such a two-dimensional DC impairment is also referred to as origin offset. Any suitable DC offset calibration and correction technique(s) can be used to remove receiver impairments such as inadequate carrier suppression, 2nd order inter-modulation, mismatches and inherent offsets in the active circuits of the analogfront end 102, which all contribute to a DC offset in the down-converted baseband signal. The output of DC offset calibration andcorrection module 156 is provided tochannel filter 158 that passes the processed I/O signal at a frequency range of interest while attenuating or rejecting frequencies outside the range of interest. The output ofchannel filter 158 is provided toRSSI module 150 and tomodem 160. - For the quadrature path of
receiver system 100,decimation filter 162 receives Q-channel 157 and can include a low pass filter to remove high frequency components of Q-channel 157 as well as a downsampler that retains every Mth sample of the filtered Q-channel 157. The filtered and downsampled Q-channel signal is then provided to I/O mismatch calibration andcorrection module 164, which uses any suitable I/O calibration and correction technique(s) to remove mismatch and leakage. The output of I/O mismatch calibration andcorrection module 164 is provided to DC offset calibration andcorrection module 157. Any suitable DC offset calibration and correction technique(s) can be used to remove receiver impairments such as inadequate carrier suppression, 2nd order inter-modulation, mismatches and inherent offsets in the active circuits of the analogfront end 102, which all contribute to a DC offset in the down-converted baseband signal. The output of DC offset calibration andcorrection module 166 is provided tochannel filter 168 that passes the processed I/O signal at a frequency range of interest while attenuating or rejecting frequencies outside the range of interest. The output ofchannel filter 168 is provided toRSSI module 150 and tomodem 160. -
Modem 160 receives the processed I-channel 156 and Q-channel 157 signals and provides control signals toAGC 145 such as a preamble detect indicator, a synchronization complete indicator, and a packet pass/fail indicator. The preamble detect indicator is set when a preamble to a packet of information is detected, according to the communication protocol used bymodem 160. The synchronization complete indicator is set bymodem 160 when synchronization with the incoming data has been achieved. During packet reception inmodem 160, a preamble pattern is identified by the modem and a PREAMBLE_DETECT flag is asserted to identify presence of a potential packet. The second stage is the identification of a synchronization pattern in the packet. This synchronization word is called an access address or a network address in most standards. The IEEE 802 standard refers to the synch word as Start of Frame Delimiter (SFD). The purpose of either structure in a packet is to achieve both timing and frequency synchronization to an incoming packet (called SYNCH_DETECT) so that the packet payload can be demodulated properly. The RSSI can be computed continuously until a sync word is detected. The packet pass/fail indicator is set to indicate pass when a packet is received correctly, and to indicate fail when a packet has not been received correctly. - Note that achieving a SYNCH_DETECT state in the RX implies that the PHY is receiving a valid packet and as such an indication from the PHY can be potentially used by the receiver pre-modem digital signal processing engine to freeze the AGC. Trigger start of narrow-band RSSI measurement.
-
RSSI module 150 is configured to receive I-channel and Q-channel and to calculate a power measurement, also referred to as an RSSI level, of each of the I-channel and Q-channel.RSSI module 150 is also configured to detect whether the RSSI levels of the I-channel and Q-channel exceed a programmable high RSSI threshold and whether the RSSI levels fail to exceed a programmable low RSSI threshold.RSSI module 150 is also configured to detect whether a change in RSSI levels for either the I-channel and the Q-channel exceeds a programmable delta RSSI threshold, and whether the headroom of the ADC (or the difference between the expected operating signal level and a maximum level that the ADC can pass without signal clipping) exceeds or fails to exceed a programmable headroom threshold.RSSI module 150 is configured to immediately output a number of RSSI detection signals corresponding to each of these RSSI detections to notifyAGC module 145. -
AGC module 145 is configured to receive detection signals from TZA peak detector, BBF peak detector, and RSSI circuit.AGC module 145 is also configured to monitor whether the low peak detection signals received from TZA and BFF peak detectors are received within a low peak monitoring window, which is some programmable amount of time. Eachtime AGC module 145 receives a low peak detection signal from a peak detector (e.g., from either TZA or BBF peak detectors),AGC module 145 resets the monitoring window.AGC module 145 then detects whether the monitoring window has expired (due to the signal failing to exceed the low threshold within the monitoring window). In some embodiments, each peak detector is associated with a respective monitoring window. - In response to receipt of one or more detection signals and expiration of the monitoring window,
AGC module 145 is configured to consult a gain profile lookup table 172 using the detection signal(s) and monitoring window expiration as index criteria for looking up a particular gain profile to implement inreceiver system 100. The gain profile lookup table 172 indicates the gain values of thegain control signals receiver system 100 as indicated by the detection signals.AGC module 145 is then configured to apply a valid gain adjustment or change to one or more gain elements inreceiver system 100 by outputting a TCA/TZAgain control signal 170 and a BBFgain control signal 165 that reflects the valid gain adjustment. As noted above, in some embodiments, a single (e.g., tied) TCA/TZAgain control signal 170 is provided to TCA, TZA-I, and TZA-Q. In other embodiments (not shown), separate and independent gain control signals are provided to TCA, TZA-I, and TZA-Q. - A high peak detection signal, such as pdet_hi signal 191 or 192, is generated when the peak detector determines that input signal exceeds either the positive or negative value of a corresponding
high threshold value low threshold value receiver system 100, such as one set of threshold values forTZA peak detector 125 and another set of threshold values forBBF peak detector 135. - In response to the amplitude of the input signal exceeding the negative value of the high threshold, the peak detector generates high peak detection signal (pdet_hi) to notify
AGC module 145. In response to detection signal pdet_hi, the AGC controls the gain of one or more of the gain elements inreceiver system 100 in order to scale down the input signal to remain within the positive and negative values of the high threshold. - In response to the amplitude of the input signal exceeding a low threshold, the
peak detector 135 generates detection signal pdet_lo. In response to receipt of pdet_lo signal,AGC module 145 resets the monitoring window. In some embodiments, AGC module resets the monitoring window associated with the pdet_lo signal (e.g., the monitoring window associated with the peak detector that generated the pdet_lo signal). The peak detector continues detecting whether the amplitude of the input signal exceeds the low threshold. - The monitoring window is repeatedly reset by the
AGC module 145 each time pdet_lo signal is received (e.g., eachtime AGC module 145 monitors or checks whether pdet_lo signal is received). TheAGC module 145 continues to monitor and reset the associated monitoring window in this manner as the pdet_lo signal is received.AGC module 145 also resets or clears the pdet_lo and pdet_hi signals. - Although the examples described herein include peak detection in the analog domain, i.e., before the analog to digital conversion, other embodiments can include peak detection in the digital domain, i.e., after the analog to digital conversion.
- Referring to
FIGS. 1 and 2 ,FIG. 2 illustrates a timing diagram depicting a sequence of various operations of thereceiver system 100 ofFIG. 1 , according to some embodiments. In the example shown,receiver system 100 operates in a calibration state, an RF enable state, a preamble state, a synchronization state, and a payload state. The RF enable, preamble, synchronization, and payload states are part of normal operation ofreceiver system 100. During the calibration state, I/O mismatch calibration, gain control calibration, and DC offset calibration are performed. The calibration may be performed by a manufacturer before being provided to a user, or in the field after being provided to the user. Any suitable calibration techniques such as adaptive algorithms, maximization of a RX performance metric, minimization of a RX degradation metric, min-max algorithms, successive approximation, and fixed, multi-point approximation, among others, can be used. - During the RF enable state,
receiver system 100 has been calibrated and powered on or reset/cleared for normal operation.AGC module 145 enters a fast AGC state in whichreceiver system 100 is initialized at a maximum front-end gain (e.g., TCA/TZA and BBF are set to a maximum gain) and corresponding settings for parameters in IQ mismatch calibration andcorrection module 164 and DC offset calibration andcorrection module 166 are set. During the RF enable state, DC offset calibration andcorrection module 164 monitors performance during a DC track phase by tracking the DC offset variation over time using a suitable filter or other technique. The DC offset is tracked for a portion of the RF enable time period until the DC track phase expires. Alternatively, the DC offset can be tracked continuously. - When a preamble of a packet is detected, the state of
receiver system 100 transitions to the preamble state, during whichAGC module 145 varies the gain in TZA-I 121, TZA-Q 122, BBF-I 131 and BBF-Q 132 by two or more values until acceptable signal reception is achieved and DC tracking indicates little or no variation in the DC offset. For example, the maximum gains used in the RF enable state can be reduced to successively lower levels until theRSSI module 150 andpeak detectors correction module 166 enters a DC stable mode. -
AGC module 145 controls the gain profile inreceiver system 100 and monitors peakdetectors RSSI module 150 for any detection signals that indicate a change in gain is required. From a fast AGC state,AGC module 145 can transition to a preslow state upon detecting that the front-end gain is equal to a minimum front-end gain level, indicating that front-end gain cannot be further reduced, or upon detection that a fast gain change detection window has expired (e.g., detection of a gain adjustment resets the fast gain change detection window or time period, and expiration of the fast gain change detection window indicates that no gain adjustments have been made during the fast gain change detection window). Once in the preslow state,AGC module 145 monitors digital measurements and detections of RSSI circuit, such as the ADC headroom of ADC-I and ADC-Q, which is the difference between a maximum amplitude of the passed signal and the maximum amplitude that can be handled by the ADC without clipping or loss of the signal (also referred to as a saturation level). If the ADC headroom is greater or equal to the headroom threshold (indicating that the present headroom is satisfactory),receiver system 100 enters the synchronization state andAGC module 145 transitions to the slow AGC state. - When a packet payload is received,
receiver system 100 enters the payload state andAGC module 145 transitions to a hold AGC state, during which the gain profile ofreceiver system 100 remains steady until the payload is received, or a failure to receive the payload is detected. If a failure is detected,AGC module 145 can transition back to the fast AGC state to adjust the gain profile quickly. - Referring to
FIGS. 1 and 3 ,FIG. 3 illustrates a flowchart of an example amethod 300 of operatingreceiver system 100 ofFIG. 1 during various phases of operation, according to some embodiments. During the start of the calibration phase,process 302 includes calibrating the I/O gain and phase mismatch ofreceiver system 100 using any suitable technique(s).Process 304 includes calibrating DC offset using any suitable technique. The I/Q and DC offset calibration can be conducted in parallel or sequentially. - Once
receiver system 100 is calibrated to correct and remove or reduce DC offset and IQ mismatch,receiver system 100 can enter a normal operation mode. During normal operation,process 306 includes enabling RF reception to start receiving data packets.Process 308 includes setting an initial gain profile forreceiver system 100 including gains and other operational parameters for TZA-I 121, TZA-Q 122, BBF-I 131 and BBF-Q 132. The initial gain forreceiver system 100 may be at a maximum level, which is reduced to a lower level to receive packets without saturatingreceiver system 100. Once the initial gain profile is set,process 310 can include entering a fast AGC mode in whichAGC module 145 varies the gain profile in relatively large increments untilreceiver system 100 meets performance specifications within a selected tolerance. - When a preamble to a packet of data is received,
receiver system 100 can enter a preamble state whereAGC module 145 transitions to a fine adjustment (also referred to as “preslow”) mode where the gain profile is adjusted in one or more relatively small increments until desired performance is achieved inreceiver system 100. Once the gain profile settles,process 314 causesreceiver system 100 to enter a DC track mode to track the DC offset variation over time using a suitable filter or other technique. The DC offset is tracked for a portion of the RF enable time period until the DC offset becomes stable. - After the preamble mode,
receiver system 100 enters a packet synchronization mode, which triggersAGC module 145 to enter a slow AGC mode inprocess 316. Because a viable packet is already being detected, fast changes in the RX gain or DC are avoided unless absolutely necessary. A synchronization complete indicator can be set when the gain is set to a value that causes the RSSI to be within a desired range during this mode. If the input signal is clipped once theAGC module 145 is in the slow mode,process 318 transitions to process 310 to allowACG module 145 to enter the fast AGC mode and quickly adjust the gain profile ofreceiver system 100. If the input signal is not clipped during the synchronization state,process 320 measures the received signal RSSI and adjusts the gain profile as needed. A gain adjustment indicator (e.g., pdet_hi, pdet_lo, RSSI) can be used in the receiver system when an adjustment to the gain profile is required. - From the synchronization state,
receiver system 100 enters a payload demodulation state when a payload of a packet is received.Process 322 determines a link quality indicator (LQI), which indicates the number of packet errors that occur as the packet is demodulated. When demodulation of the packet completes,process 324 transitions back toprocess -
FIG. 4 illustrates an example of an I/O mismatch and DC offset calibration/correction state diagram 402 and an AGC module state diagram 404 according to some embodiments. Each state transition is illustrated by an arrow with a thin line, where a state transition occurs when a transition condition is met. Some state transitions illustrated inFIG. 4 are prioritized, as indicated by the number value in parentheses. A highest priority transition is illustrated with (1), while a next-highest priority transition is illustrated with (2), and so on. If more than one transition condition is met or satisfied, the highest priority transition of those satisfied transition conditions is taken. Arrows with the thick lines indicate states in calibration/correction state diagram 402 that can be concurrent with states in AGC module state diagram 404. For example, when calibration/correction state diagram 402 is inidle state 400, AGC module can be infast AGC state 420. When AGC module state diagram 404 is in fast adjuststate 422, calibration/correction state diagram 402 can be incorrect state 412. When AGC module state diagram 404 is in slow adjuststate 422, calibration/correction state diagram 402 can be in correct andtrack state 414. - On reset or power up of receiver system 100 (e.g., reset signal is set), the
receiver system 100 entersidle state 400 in I/O mismatch and DC offset calibration/correction state diagram 402. A valid calibration start indicator is triggered (shown as VALID_CAL_START) when the AGC module is ready for calibration (AGC_CAL_RDY), calibration is enabled (CAL_EN), DC offset correction is enabled (DCOC_EN), and manually specified correction (MAN_SPEC) is enabled. When the VALID_CAL_START indicator is set,receiver system 100 transitions fromidle state 400 tocalibration state 408. When a table index being written to a DC offset correction calibration table matches the index of an AGC gain table (AGC_GAIN_TBL_IDX) and correction is enabled (CORR_EN),receiver system 100 transitions from the calibratingstate 408 to the apply index state (APPLY_IDX_CAPT) 416 where the digital to analog converter index is applied to use in gain lookup tables while the rest of the DC offset correction table is being written by the AGC module. Calibratingstate 408 transitions toidle state 400 when calibration is fully completed. - Apply
index state 416 transitions to correctstate 412 to correct the DC offset by adjusting the rest of the gain profile inreceiver system 100 whenAGC module 145 determines that specified criteria are met, such as, for example, that a gain adjustment is required (AGC_GAIN_CHANGE) and a system reset controller indicates correction is not required (!CORRECT_SRC). -
Correct state 412 transitions to theidle state 400 once the gain profile is adjusted and a transceiver sequence manager (not shown) inreceiver system 100 determines that DC offset correction is not enabled, such as, for example, during debug. - Apply
index state 416 transitions to correct andtrack state 414 to correct and to track DC offset when the gain profile inreceiver system 100 is changed whenAGC module 145 determines that specified criteria are met, such as, for example, that a gain adjustment is required (AGC_GAIN_CHANGE) and a system reset controller inreceiver system 100 indicates correction is required. IQ mismatch gain and phase Imbalance is computed either as part of factory calibration or adaptively inprocess 408 for example. However, for DCOC calibration & operation I/O mismatch compensation (IQMC) is assumed to be applied. (CPRRECT_SRC). Correct and trackstate 414 transitions to theidle state 400 once the gain profile is adjusted and the transceiver sequence manager inreceiver system 100 determines that DC offset correction is not enabled (!TSM_DCOC-EN). -
Receiver system 100 transitions fromidle state 400 to nocalibration initialization state 410 when calibration is to be performed without calibration initialization. For example,state 400 transitions to nocalibration initialization state 410 when the transceiver sequence manager DC offset enable correction is enabled (TSM_DCODE_EN), calibration is not enabled (!CAL_EN) or the transceiver sequence manager DC offset correction extended calibration initialization (DCOC_CAL_IN) is not set, and DC offset correction is enabled (DCOC_EN), correction is enabled (CORR_EN), and a user is not manually controlling DC offset (-MAN_SPEC).State 410 transitions tostate 412 to correct the DC offset by adjusting the rest of the gain profile inreceiver system 100 whenAGC module 145 determines that a gain adjustment is required (AGC_GAIN_CHANGE) and system reset controller indicates correction is not required (!CORRECT_SRC).State 410 transitions tostate 414 to correct and to track DC offset when a change in the gain profile inreceiver system 100 is required (AGC_GAIN_CHANGE) and a system reset controller (not shown) inreceiver system 100 indicates correction is required (CORRECT_SRC). -
AGC module 145 entersfast AGC state 420 upon trigger of a receiver initialization signal. In some embodiments, the receiver system is initialized at a maximum front-end gain (e.g., TCA/TZA and BBF are set to a maximum gain), as indicated by a gain value in a programmable register. Once infast AGC state 420, AGC module's control of the gain elements in the receiver system is enabled and AGC module monitors the peak detectors and RSSI circuit for signals that indicate whether or not gain adjustment is required. - From
fast AGC state 420, AGC module transitions to one of fast adjust (FAST-ADJ)state 422, fast fine adjust (also referred to as “preslow”)state 426, orslow AGC state 430, based on prioritized transition conditions. AGC module transitions to fast adjuststate 422 upon receipt of a pdet_hi signal from one of the peak detectors (e.g., PDET_HI is set, indicating the signal passed by the receiver system has exceeded the high threshold and is too strong), which is a first (or highest) priority transition fromfast AGC state 420. Once in fast adjuststate 422, AGC module decreases the front-end gain of receiver system by adjusting one or more gain control signals of the gain elements in the receiver system (e.g., TCA, TZA, BBF). In some embodiments, the gain adjustments made in fast adjuststate 422 are large in order to quickly adjust the signal to be within the high threshold. From fast adjuststate 422, AGC module transitions back tofast AGC state 420 once a valid gain adjustment is applied to the one or more gain elements (e.g., GAIN_VLD), which includes a gain adjustment of zero if the front-end gain has already been adjusted to a minimum front-end gain level. Once a valid gain adjustment is applied, RSSI circuit is reset and the peak detectors are disabled (e.g.,clear signals - In some embodiments (not shown),
fast AGC state 420 transitions to fast adjuststate 422 also upon detection that the low peak monitoring window has expired. In such embodiments, AGC module increases the front-end gain of receiver system by adjusting one or more gain control signals, which may be large gain adjustments to quickly adjust the signal to exceed the low threshold. - From
fast AGC state 420, AGC module transitions to fast mode fine adjuststate 426 upon detection that the front-end gain is equal to a minimum front-end gain level (e.g., GAIN ==MIN), indicating that front-end gain cannot be further reduced), or upon detection that a fast gain change detection window has expired (e.g., FAST_EXPIRE, where detection of a gain adjustment resets the fast gain change detection window or time period, and expiration of the fast gain change detection window indicates that no gain adjustments have been made during the fast gain change detection window). This transition is a second (or next-highest) priority transition fromfast AGC state 420. Once in fast mode fine adjuststate 426,AGC module 145 also monitors digital measurements and detections ofRSSI circuit 150, such as the ADC headroom of ADC-I and ADC-Q (RSSI_ADC_HR<THRESH), which is the difference between a maximum amplitude of the passed signal and the maximum amplitude that can be handled by the ADC without clipping or loss of the signal (also referred to as a saturation level). If the ADC headroom is less than a headroom threshold (indicating that additional headroom is desired), AGC module transitions to slowADJ state 428. If the ADC headroom is greater or equal to the headroom threshold (RSSI_ADC_HR≧THRESH) (indicating that the present headroom is satisfactory), AGC module transitions to slowAGC state 430. - In
slow ADJ state 428, AGC module decreases the front-end gain (if possible) to increase ADC headroom. In some embodiments, the gain adjustments made inslow ADJ state 428 are small in order to “fine tune” the signal passed by the receiver system. Fromslow ADJ state 428, AGC module transitions to slowAGC state 430 once a valid gain adjustment is applied to the one or more gain elements (e.g., GAIN_VLD), which includes a gain adjustment of zero if the front-end gain has already been adjusted to a minimum front-end gain level. Once a valid gain adjustment is applied, RSSI circuit is reset and the peak detectors are disabled (e.g.,clear signals - In
slow AGC state 430,AGC module 145 monitors peak detectors andRSSI circuit 150. Fromslow AGC state 430, AGC module transitions to one offast AGC state 420,slow ADJ state 428, or AGC holdstate 424, based on prioritized transition conditions. AGC module transitions to fastAGC state 420 upon receipt of the detection signal pdet_hi (e.g., PDET_HI is set, indicating the signal passed by the receiver system has exceeded the high threshold and is too strong), which may result when an interference signal is present to interrupt the signal passed by the receiver system. AGC module also transitions to fastAGC state 420 upon detection that a change in RSSI level (or DELTA_RSSI) of one of the I-channel or Q-channel is greater than the delta RSSI threshold. A large spike in RSSI level may indicate an interference signal is present, while a large drop in RSSI level may indicate an interference signal is no longer present. This transition is a first (or highest) priority transition fromslow AGC state 430. - AGC module transitions from
slow AGC state 430 to slowADJ state 428 upon detecting that the low peak monitoring window has expired (e.g., PDET_LO count reaches a maximum value, indicating that the signal passed by the receiver system has not exceeded the low threshold within the monitoring window and is too weak). AGC module also transitions to slowADJ 428 upon detection that a present RSSI level of one of the I-channel or Q-channel is above a high RSSI threshold or below a low RSSI threshold, indicating that the I-channel or Q-channel is too strong or too weak, respectively. This transition is a second (or next-highest) priority transition fromslow AGC state 430. Once inslow ADJ state 428, AGC module increases front-end gain to increase the strength of the respective I-channel or Q-channel signal (if the present RSSI level indicates that the signal is too weak or if the low peak monitoring window has expired), or decreases front-end gain (if possible) to decrease the strength of the respective I-channel or Q-channel signal (if the present RSSI level indicates that the signal is too strong). AGC module also resets the low peak monitoring window. - From
slow AGC state 430, AGC module transitions toAGC hold state 424 upon detection that a slow gain change detection window has expired (e.g., SLOW_EXPIRE, where detection of a gain adjustment resets the slow gain change detection window or time period, and expiration of the slow gain change detection window indicates that no gain adjustments have been made during the slow gain change detection window). This transition is a third (or least-highest) priority transition fromslow AGC state 430. Once in AGC holdstate 424, AGC module's control of the gain elements in the receiver system is disabled and the front-end gain is maintained at the presently-set level. AGC module also continues to monitor the peak detectors and RSSI circuit. DuringAGC hold state 424, a processor of the receiver system has identified that a valid packet is received and the processor is in a demodulation state, or a state in which packets of a data transmission are detected and received. - AGC module transitions from AGC hold
state 424 to eitherfast AGC state 420 orslow AGC state 430, based on prioritized transition conditions. FromAGC hold state 424, AGC module transitions to fastAGC state 420 upon receipt of the detection signal pdet_hi (e.g., PDET_HI is set, indicating the signal passed by the receiver system has exceeded the high threshold and is too strong), which may result when an interference signal is present to interrupt the signal passed by the receiver system. This transition is a first (or highest) priority transition from AGC holdstate 424. In some embodiments, AGC module also transitions to fastAGC state 420 in response to the receiver system restarting the receive sequence. - From
AGC hold state 424, AGC module transitions back to slowAGC state 430 upon detection that a change in RSSI level (or DELTA_RSSI) of one of the I-channel or Q-channel is greater than a delta RSSI threshold. A large spike in RSSI level may indicate an interference signal is present and front-end gain should be reduced to compensate for the interference (e.g., fromslow AGC state 430, AGC module transitions to slowADJ state 428 due to a present RSSI level being greater than a high RSSI threshold). A large drop in RSSI level may indicate an interference signal is no longer present and front-end gain should be increased to compensate for the lack of interference (e.g., fromslow AGC state 430, AGC module transitions to slowADJ state 428 due to a present RSSI level being less than a low RSSI threshold). AGC module also transitions to slowAGC state 430 upon detection that a hold operation window has expired (e.g., HOLD_EXPIRE, where the hold operation window is a programmable period of time that indicates a maximum amount of time during which the AGC module remains in AGC hold state). This transition is a second (or next-highest) priority transition from AGC holdstate 424. - Finally, from
fast AGC state 420, AGC module transitions to slowAGC state 430 upon detection that the processor of the receiver system is in a packet detection and receipt state (e.g., AGC_SLOW_TRIG), indicating that the receiver system has achieved an initial gain level used to successfully detect and receive packets of a data transmission. This is a third (or least highest) priority transition fromfast AGC state 420. AGC slow trigger is set when a desired signal attribute is received, such as upon receipt of the packet header after the preamble. In this manner,slow AGC state 430 andslow ADJ 428 provide fine tuning of the signal passed by receiver system using smaller steps in gain, whilefast AGC state 420 and fast adjuststate 422 provide quick coarse tuning of the signal passed by receiver system using larger steps in gain. In this manner, AGC module provides a better quality version of the signal passed by the receiver system. - By now it should be appreciated that there has been provided embodiments of a receiver system are disclosed herein for dynamically calibrating and adjusting a direct conversion receiver system. One embodiment includes applying (422 Fast ADJ or 428 Slow ADJ) one or more gain control signals (165, 170) to one or more gain elements (e.g., TCA, TZA, BBF) of a receiver system (100), where the applying one or more gain control signals results in a gain change to the receiver system; in response to the gain change, determining (412 Correct or 414 Correct & Track) whether the receiver system exhibits a DC offset; and in response to a determination that the receiver system exhibits the DC offset, applying (412 or 414) one or more DC offset correction control signals to one or more gain elements of the receiver system, where the one or more DC offset correction signals are configured to correct the DC offset.
- In another aspect, the method can further comprise detecting a gain adjustment indicator (e.g., pdet_hi, pdet_lo, RSSI) in the receiver system, wherein the detecting the gain adjustment indicator occurs prior to the applying the one or more gain control signals. In response to the detecting the gain adjustment indicator, a selected gain profile from a plurality of gain profiles (172) associated with the receiver system can be determined. Each of the plurality of gain profiles can correspond to one of a plurality of receiver gain levels of the receiver system, and the selected gain profile can comprise the one or more gain control signals.
- In another aspect, the gain adjustment indicator can comprise a high peak detection signal that indicates a signal clip (pdet_hi) of the receiver system. The selected gain profile can be determined to reduce a present receiver gain level by a large step (e.g., 422 Fast ADJ).
- In another aspect, the gain adjustment indicator can comprise at least one or more of an RSSI (received signal strength indicator) value that exceeds a maximum threshold value (rssi>thresh_hi) and an RSSI headroom value that fails to exceed a minimum headroom threshold value (rssi_adc_hr<thresh). The selected gain profile is determined to reduce a present receiver gain level by a small step (e.g., 428 Slow ADJ).
- In another aspect, the gain adjustment indicator can comprise at least one or more of an absence of a low peak detection signal (pdet_lo) and an RSSI (received signal strength indicator) value that fails to exceed a minimum threshold value (rssi<thresh_lo), and the selected gain profile is determined to increase a present receiver gain level by a small step (e.g., 428 Slow ADJ).
- In another aspect, the method can further comprise asserting a gain change signal (agc_gain_change) to indicate the gain change of the receiver system. The gain change signal can be asserted after a monitoring time (e.g., fast_expire) has elapsed (e.g., after gain has settled). The monitoring time begins in response to the detecting the gain adjustment indicator. A subsequent gain adjustment indicator is not detected during the monitoring time. Determining whether the receiver system exhibits the DC offset is performed in response to the asserting the gain change signal.
- In another aspect, the method can further comprise in response to detecting the subsequent gain adjustment indicator during the monitoring time, determining a subsequent gain profile from the plurality of gain profiles (172), applying one or more gain control signals of the subsequent gain profile to one or more gain elements of the receiver system, and resetting the monitoring time in response to detecting the subsequent gain adjustment indicator.
- In another aspect, the method can further comprise incrementing a gain adjustment count (e.g., 5 tries) in response to the applying one or more gain control signals of the subsequent gain profile. The gain change signal can be asserted in response to the gain adjustment count reaching a maximum count.
- In other embodiments, a method can comprise applying (308/422 Fast ADJ or 428 Slow ADJ) a first gain profile to a receiver system (100). The first gain profile can comprise one or more gain control signals (165, 170). Each of the one or more gain control signals can correspond to a respective gain element of one or more gain elements (TCA, TZA, BBF) of the receiver system. The one or more gain control signals implement a present gain setting of the receiver system. Detecting (310/422 or 428) whether the present gain setting of the receiver system requires a gain adjustment within a monitoring time (e.g., fast_expire, slow_expire). The monitoring time begins in response to the applying the first gain profile. In response to a detection that the present gain setting does not require the gain adjustment within the monitoring time (e.g., gain has settled), the method can include determining (314/412 Correct or 414 Correct & Track) whether the receiver system exhibits a DC offset. In response to a determination that the receiver system exhibits the DC offset, (314/412 or 414) one or more DC offset correction signals can be applied to one or more gain elements of the receiver system. The one or more DC offset correction signals are configured to correct the DC offset.
- In another aspect, the method can further comprise in response to a detection that the present gain setting requires the gain adjustment within the monitoring time, selecting (310/422 Fast ADJ) a second gain profile from a plurality of gain profiles associated with the receiver system. Each of the plurality of gain profiles are associated with a corresponding gain setting of the receiver system, and the second gain profile is selected to implement the gain adjustment. The second gain profile can be applied to the receiver system. The monitoring time can be reset in response to the applying the second gain profile.
- In another aspect, the method can further comprise in response to expiration of the monitoring time without detecting that the present gain setting requires a subsequent gain adjustment, determining whether the receiver system exhibits a subsequent DC offset.
- In another aspect, in response to the determination that the receiver system exhibits the DC offset, the one or more DC offset correction signals can be calculated, and the present gain profile of the receiver system can be updated to include the one or more DC offset correction signals.
- In another aspect, the method can further comprise performing DC offset calibration of the receiver system prior to enabling the receiver system for RF (radio frequency) signal receipt. The plurality of gain profiles can each comprise a plurality of estimated DC offset calibration signals for the one or more gain elements of the receiver system. I/O (in-phase/quadrature) phase and gain mismatch calibration of the receiver system can be performed prior to enabling the receiver system for RF (radio frequency) signal receipt. The plurality of gain profiles can each comprise a corresponding I/O (in-phase/quadrature) mismatch factor.
- In other embodiments, a method can comprise monitoring a receiver system (100) to determine whether a present gain setting of the receiver system requires any coarse gain adjustments (420 Fast AGC). The present gain setting can be implemented by a plurality of gain control signals (165, 170), and each of the plurality of gain control signals can be received by one of a plurality of gain elements (TCA, TZA, BBF) of the receiver system. In response to a coarse gain adjustment made to the present gain setting, whether the receiver system exhibits a DC offset (412 Correct) can be determined. In response to a determination that the receiver system exhibits the DC offset, one or more DC offset correction control signals can be applied to the plurality of gain elements of the receiver system (412 Correct). The one or more DC offset correction control signals can be configured to correct the DC offset.
- In another aspect, the method can further comprise in response to expiration of a coarse gain adjustment monitoring time (fast_expire), monitoring the receiver system to determine whether the present gain setting requires any fine gain adjustments (430 Slow AGC). In response to a fine gain adjustment made to the present gain setting, whether the receiver system exhibits a DC offset (414 Correct & Track) can be determined.
- In another aspect, the fine gain adjustment is made in response to detection of at least one or more of an RSSI (received signal strength indicator) value that exceeds a maximum threshold value (rssi>thresh_hi), the RSSI value that fails to exceed a minimum threshold value (rssi<thresh_lo), an RSSI headroom value that fails to exceed a minimum headroom threshold value (rssi_adc_hr<thresh), and an absence of a low peak detection signal (pdet_lo).
- In another aspect, the coarse gain adjustment is made in response to detection of a signal clip of the receiver system, and the one or more DC offset correction signals are each configured to correct a respective DC offset component exhibited by a respective gain element of the plurality of gain elements.
- In another aspect, the method can further comprise in response to receipt of a preamble detect signal from a modem of the receiver system, monitoring the receiver system to determine whether the present gain setting requires any fine gain adjustments (430 Slow AGC).
- In another aspect, the method can further comprise in response to receipt of a packet synchronization signal from a modem of the receiver system, maintaining the present gain setting of the receiver system (424 AGC hold).
- In another aspect, the method can further comprise restarting the receiver system in response to receipt of a combination of a packet synchronization signal and a packet pass/fail signal from a modem of the receiver system (324 demodulation completes, return to 306 enable RF).
- The circuitry described herein may be implemented on a semiconductor substrate, which can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above.
- As used herein, the term “bus” is used to refer to a plurality of signals or conductors which may be used to transfer one or more various types of information, such as data, addresses, control, or status. The conductors as discussed herein may be illustrated or described in reference to being a single conductor, a plurality of conductors, unidirectional conductors, or bidirectional conductors. However, different embodiments may vary the implementation of the conductors. For example, separate unidirectional conductors may be used rather than bidirectional conductors and vice versa. Also, plurality of conductors may be replaced with a single conductor that transfers multiple signals serially or in a time multiplexed manner. Likewise, single conductors carrying multiple signals may be separated out into various different conductors carrying subsets of these signals. Therefore, many options exist for transferring signals.
- The terms “assert” or “set” and “negate” (or “deassert” or “clear”) are used herein when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state is a logic level zero. And if the logically true state is a logic level zero, the logically false state is a logic level one.
- Each signal described herein may be designed as positive or negative logic, where negative logic can be indicated by a bar over the signal name or an asterix (*) following the name. In the case of a negative logic signal, the signal is active low where the logically true state corresponds to a logic level zero. In the case of a positive logic signal, the signal is active high where the logically true state corresponds to a logic level one. Note that any of the signals described herein can be designed as either negative or positive logic signals. Therefore, in alternate embodiments, those signals described as positive logic signals may be implemented as negative logic signals, and those signals described as negative logic signals may be implemented as positive logic signals.
- Because the apparatus implementing the present invention is, for the most part, composed of electronic components and circuits known to those skilled in the art, circuit details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.
- Moreover, the terms “front,” “back,” “top,” “bottom,” “over,” “under” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.
- Furthermore, those skilled in the art will recognize that boundaries between the functionality of the above described operations merely illustrative. The functionality of multiple operations may be combined into a single operation, and/or the functionality of a single operation may be distributed in additional operations. Moreover, alternative embodiments may include multiple instances of a particular operation, and the order of operations may be altered in various other embodiments.
- Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.
- Furthermore, the terms “a” or “an,” as used herein, are defined as one or more than one. Also, the use of introductory phrases such as “at least one” and “one or more” in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an.” The same holds true for the use of definite articles.
- Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/749,884 US9608587B2 (en) | 2015-06-25 | 2015-06-25 | Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver |
EP16175372.8A EP3110019B1 (en) | 2015-06-25 | 2016-06-21 | Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/749,884 US9608587B2 (en) | 2015-06-25 | 2015-06-25 | Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160380788A1 true US20160380788A1 (en) | 2016-12-29 |
US9608587B2 US9608587B2 (en) | 2017-03-28 |
Family
ID=56148245
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/749,884 Active US9608587B2 (en) | 2015-06-25 | 2015-06-25 | Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver |
Country Status (2)
Country | Link |
---|---|
US (1) | US9608587B2 (en) |
EP (1) | EP3110019B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170214628A1 (en) * | 2016-01-22 | 2017-07-27 | Samsung Electronics Co., Ltd. | Method and apparatus for detecting packet |
US20180248742A1 (en) * | 2017-02-24 | 2018-08-30 | Mediatek Inc. | Non-Disruptive IQ Mismatch Calibration |
US20180278457A1 (en) * | 2017-03-24 | 2018-09-27 | Fujitsu Limited | Communication device and distortion compensation method |
US10187224B2 (en) * | 2017-03-15 | 2019-01-22 | Panasonic Corporation | Radio receiving apparatus |
US10637423B2 (en) * | 2018-02-14 | 2020-04-28 | Cirrus Logic, Inc. | Tracking and correcting gain of open-loop driver in a multi-path processing system |
EP3783804A1 (en) * | 2019-08-15 | 2021-02-24 | Nxp B.V. | Automatic gain control to optimize receiver performance in presence of jammer signals |
US11296740B2 (en) * | 2019-03-26 | 2022-04-05 | Stmicroelectronics International N.V. | Automatic gain control for a receiver |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10594281B1 (en) | 2019-03-04 | 2020-03-17 | Ciena Corporation | Receiver automatic gain control systems and methods for asymmetrical or unbalanced constellations |
Family Cites Families (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1201029B1 (en) | 1999-05-24 | 2003-04-02 | Level One Communications, Inc | Automatic gain control and offset correction |
US6868128B1 (en) | 2000-07-05 | 2005-03-15 | Rfmd Wpan, Inc. | Method and apparatus for calibrating DC-offsets in a direct conversion receiver |
US7068987B2 (en) | 2000-10-02 | 2006-06-27 | Conexant, Inc. | Packet acquisition and channel tracking for a wireless communication device configured in a zero intermediate frequency architecture |
US6735422B1 (en) | 2000-10-02 | 2004-05-11 | Baldwin Keith R | Calibrated DC compensation system for a wireless communication device configured in a zero intermediate frequency architecture |
US6560448B1 (en) | 2000-10-02 | 2003-05-06 | Intersil Americas Inc. | DC compensation system for a wireless communication device configured in a zero intermediate frequency architecture |
WO2002045283A2 (en) | 2000-11-29 | 2002-06-06 | Broadcom Corporation | Integrated direct conversion satellite tuner |
US7076225B2 (en) * | 2001-02-16 | 2006-07-11 | Qualcomm Incorporated | Variable gain selection in direct conversion receiver |
US7522900B2 (en) | 2001-03-20 | 2009-04-21 | Broadcom Corporation | DC offset correction for use in a radio architecture |
US6941121B2 (en) | 2001-05-18 | 2005-09-06 | Rf Micro Devices, Inc. | Method for calibrating a DC offset cancellation level for direct conversion receivers |
US7295623B2 (en) | 2001-07-11 | 2007-11-13 | Vativ Technologies, Inc. | High-speed communications transceiver |
US6775530B2 (en) | 2001-11-27 | 2004-08-10 | Qualcomm Inc. | Direct conversion of narrow-band RF signals |
US6985711B2 (en) | 2002-04-09 | 2006-01-10 | Qualcomm, Incorporated | Direct current offset cancellation for mobile station modems using direct conversion |
KR100474085B1 (en) | 2003-02-07 | 2005-03-10 | 인티그런트 테크놀로지즈(주) | Circuit and Method for DC offset Calibration and Signal Processing Apparatus using the same |
JP4230762B2 (en) | 2002-12-20 | 2009-02-25 | 株式会社ルネサステクノロジ | Direct conversion receiver |
US7146141B2 (en) | 2003-05-15 | 2006-12-05 | Via Technologies, Inc. | Direct conversion receiver with DC offset compensation and method thereof |
US7457379B2 (en) | 2003-10-16 | 2008-11-25 | Broadcom Corporation | Adaptive multi-step combined DC offset compensation for EDGE 8-PSK |
US7353010B1 (en) | 2004-12-22 | 2008-04-01 | Atheros Communications, Inc. | Techniques for fast automatic gain control |
US7899431B2 (en) | 2005-04-04 | 2011-03-01 | Freescale Semiconductor, Inc. | DC offset correction system for a receiver with baseband gain control |
US7348808B2 (en) | 2005-04-27 | 2008-03-25 | Pmc-Sierra, Inc. | Method and apparatus for detection of high-speed electrical signals |
US7030795B1 (en) | 2005-05-17 | 2006-04-18 | Motorola, Inc. | Digital automatic gain control method and device |
US7548738B2 (en) | 2005-06-30 | 2009-06-16 | Silicon Laboratories Inc. | Peak detector |
US7472101B2 (en) * | 2005-07-12 | 2008-12-30 | Tibco Software Inc. | Inferential state machines |
TW200718124A (en) * | 2005-08-18 | 2007-05-01 | Wionics Research | Automatic gain control for frequency-hopped OFDM |
US7929650B2 (en) | 2005-10-18 | 2011-04-19 | Freescale Semiconductor, Inc. | AGC for narrowband receivers |
TWM307917U (en) | 2006-08-22 | 2007-03-11 | Princeton Technology Corp | Auto gain control circuit |
US7890075B2 (en) | 2006-12-29 | 2011-02-15 | Silicon Laboratories, Inc. | Mechanism for controlling amplifier gain in a radio receiver |
US7912437B2 (en) | 2007-01-09 | 2011-03-22 | Freescale Semiconductor, Inc. | Radio frequency receiver having dynamic bandwidth control and method of operation |
TW200913598A (en) * | 2007-05-04 | 2009-03-16 | Amicus Wireless Technology Ltd | Automatic gain control circuit for MIMO OFDM receiver |
US8010077B2 (en) | 2008-04-21 | 2011-08-30 | Freescale Semiconductor, Inc. | DC offset calibration in a direct conversion receiver |
US8666343B2 (en) | 2008-09-15 | 2014-03-04 | Analog Devices, Inc. | DC-offset-correction system and method for communication receivers |
US8126094B2 (en) * | 2009-01-07 | 2012-02-28 | Skyworks Solutions, Inc. | Circuits, systems, and methods for managing automatic gain control in quadrature signal paths of a receiver |
JP5593116B2 (en) | 2009-04-30 | 2014-09-17 | 三星メディソン株式会社 | Ultrasound system and method for adaptive clutter filtering |
US8260235B1 (en) | 2009-10-08 | 2012-09-04 | Rf Micro Devices, Inc. | Fast RF receiver DC offset correction |
US8638883B2 (en) | 2010-02-03 | 2014-01-28 | Marvell World Trade Ltd. | DC offset cancellation in direct conversion receivers |
US8614603B1 (en) | 2010-06-09 | 2013-12-24 | Rockwell Collins, Inc. | Auto leveling receiver |
US20120034895A1 (en) | 2010-08-03 | 2012-02-09 | Quintic Holdings | Circuit and Method for Peak Detection with Hysteresis |
US8565135B2 (en) * | 2010-12-16 | 2013-10-22 | Qualcomm Incorporated | Power management of wireless protocol circuitry based on current state |
US8525586B2 (en) | 2011-08-15 | 2013-09-03 | Mediatek Inc. | Gain stage with DC offset compensation and method thereof |
US9599643B2 (en) | 2011-09-29 | 2017-03-21 | Silicon Laboratories Inc. | Peak detector |
US8494469B2 (en) * | 2011-10-24 | 2013-07-23 | Spreadtrum Communications Usa Inc. | Detection and mitigation of interference in a multimode receiver using variable bandwidth filter |
US9001941B2 (en) | 2012-01-31 | 2015-04-07 | Analog Devices, Inc. | Method and apparatus to independently control front end gain and baseband gain |
US8588719B1 (en) | 2012-09-17 | 2013-11-19 | Broadcom Corporation | Low power automatic gain control |
US9264280B1 (en) | 2015-01-23 | 2016-02-16 | Freescale Semiconductor, Inc. | Automatic received gain control |
-
2015
- 2015-06-25 US US14/749,884 patent/US9608587B2/en active Active
-
2016
- 2016-06-21 EP EP16175372.8A patent/EP3110019B1/en active Active
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170214628A1 (en) * | 2016-01-22 | 2017-07-27 | Samsung Electronics Co., Ltd. | Method and apparatus for detecting packet |
US10462063B2 (en) * | 2016-01-22 | 2019-10-29 | Samsung Electronics Co., Ltd. | Method and apparatus for detecting packet |
US10904156B2 (en) | 2016-01-22 | 2021-01-26 | Samsung Electronics Co., Ltd. | Method and apparatus for detecting packet |
US20180248742A1 (en) * | 2017-02-24 | 2018-08-30 | Mediatek Inc. | Non-Disruptive IQ Mismatch Calibration |
US10187224B2 (en) * | 2017-03-15 | 2019-01-22 | Panasonic Corporation | Radio receiving apparatus |
US20180278457A1 (en) * | 2017-03-24 | 2018-09-27 | Fujitsu Limited | Communication device and distortion compensation method |
US10637423B2 (en) * | 2018-02-14 | 2020-04-28 | Cirrus Logic, Inc. | Tracking and correcting gain of open-loop driver in a multi-path processing system |
US11431310B2 (en) | 2018-02-14 | 2022-08-30 | Cirrus Logic, Inc. | Tracking and correcting gain of open-loop driver in a multi-path processing system |
US11296740B2 (en) * | 2019-03-26 | 2022-04-05 | Stmicroelectronics International N.V. | Automatic gain control for a receiver |
EP3783804A1 (en) * | 2019-08-15 | 2021-02-24 | Nxp B.V. | Automatic gain control to optimize receiver performance in presence of jammer signals |
Also Published As
Publication number | Publication date |
---|---|
EP3110019A1 (en) | 2016-12-28 |
US9608587B2 (en) | 2017-03-28 |
EP3110019B1 (en) | 2018-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3110019B1 (en) | Systems and methods to dynamically calibrate and adjust gains in a direct conversion receiver | |
US9264280B1 (en) | Automatic received gain control | |
US7130359B2 (en) | Self calibrating receive path correction system in a receiver | |
US6459889B1 (en) | DC offset correction loop for radio receiver | |
CN109428617B (en) | System, apparatus and method for performing automatic gain control in a receiver | |
US8693595B2 (en) | Adaptive wireless communication receiver | |
US7212798B1 (en) | Adaptive AGC in a wireless network receiver | |
US10333765B2 (en) | Method and system for I/Q mismatch calibration and compensation for wideband communication receivers | |
US10469112B2 (en) | System, apparatus and method for performing automatic gain control in a receiver for a packet-based protocol | |
US6868128B1 (en) | Method and apparatus for calibrating DC-offsets in a direct conversion receiver | |
US20040081256A1 (en) | DC offset correcting in a direct conversion or very low if receiver | |
JP2002280852A (en) | Automatic gain control method, and, automatic gain control circuit | |
US9264156B2 (en) | Technique for calibrating a receiver apparatus | |
US8219055B2 (en) | Method for tuning an RF base-band circuit of a receiver | |
KR100956667B1 (en) | Digital automatic gain control for transceiver devices | |
US9071319B2 (en) | Circuit and method for filtering adjacent channel interferers | |
CN114866108B (en) | Receiver for quickly recovering bias voltage in half-duplex communication | |
US9319027B1 (en) | Injecting a tone for image rejection calibration | |
US20170310350A1 (en) | Agc circuit and radio receiver | |
US8249194B2 (en) | Apparatus and method for canceling direct current (DC) offset in broadband wireless access communication system | |
EP3621197A1 (en) | Quadrature radio receiver with gain-dependent mismatch correction | |
CN110858769B (en) | Receiver circuit | |
KR20100066326A (en) | Apparatus and method for receiving using multi antenna in wireless communication system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WAHEED, KHURRAM;BOSZE, STEVEN M.;TILLEY, KEITH A.;AND OTHERS;SIGNING DATES FROM 20150608 TO 20150622;REEL/FRAME:035966/0001 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036284/0363 Effective date: 20150724 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036284/0339 Effective date: 20150724 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036284/0105 Effective date: 20150724 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036284/0363 Effective date: 20150724 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036284/0105 Effective date: 20150724 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036284/0339 Effective date: 20150724 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0859 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037565/0510 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037565/0527 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040579/0827 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040626/0683 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNMENT DOCUMENTATION - INITIAL CONVENYANCE LISTED CHANGE OF NAME. PREVIOUSLY RECORDED ON REEL 040579 FRAME 0827. ASSIGNOR(S) HEREBY CONFIRMS THE UPDATE CONVEYANCE TO MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040945/0252 Effective date: 20161107 Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNMENT DOCUMENTATION - INITIAL CONVENYANCE LISTED CHANGE OF NAME. PREVIOUSLY RECORDED ON REEL 040579 FRAME 0827. ASSIGNOR(S) HEREBY CONFIRMS THE UPDATE CONVEYANCE TO MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016;ASSIGNORS:NXP SEMICONDUCTORS USA, INC. (MERGED INTO);FREESCALE SEMICONDUCTOR, INC. (UNDER);REEL/FRAME:040945/0252 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041414/0883 Effective date: 20161107 Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016;ASSIGNORS:NXP SEMICONDUCTORS USA, INC. (MERGED INTO);FREESCALE SEMICONDUCTOR, INC. (UNDER);SIGNING DATES FROM 20161104 TO 20161107;REEL/FRAME:041414/0883 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |