US20160364832A1 - Image stream pipeline controller for deploying image primitives to a computation fabric - Google Patents
Image stream pipeline controller for deploying image primitives to a computation fabric Download PDFInfo
- Publication number
- US20160364832A1 US20160364832A1 US15/078,682 US201615078682A US2016364832A1 US 20160364832 A1 US20160364832 A1 US 20160364832A1 US 201615078682 A US201615078682 A US 201615078682A US 2016364832 A1 US2016364832 A1 US 2016364832A1
- Authority
- US
- United States
- Prior art keywords
- image
- primitives
- order
- run
- execution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1407—General aspects irrespective of display type, e.g. determination of decimal point position, display with fixed or driving decimal point, suppression of non-significant zeros
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0412—Digitisers structurally integrated in a display
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
-
- G06K9/00335—
-
- G06T7/0083—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T7/00—Image analysis
- G06T7/10—Segmentation; Edge detection
- G06T7/12—Edge-based segmentation
-
- G06T7/407—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T7/00—Image analysis
- G06T7/40—Analysis of texture
- G06T7/49—Analysis of texture based on structural texture description, e.g. using primitives or placement rules
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
- G06V40/20—Movements or behaviour, e.g. gesture recognition
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T2207/00—Indexing scheme for image analysis or image enhancement
- G06T2207/10—Image acquisition modality
- G06T2207/10016—Video; Image sequence
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Vision & Pattern Recognition (AREA)
- General Engineering & Computer Science (AREA)
- Human Computer Interaction (AREA)
- Psychiatry (AREA)
- Social Psychology (AREA)
- General Health & Medical Sciences (AREA)
- Multimedia (AREA)
- Health & Medical Sciences (AREA)
- Image Processing (AREA)
- Image Generation (AREA)
Abstract
According to some embodiments, an image pipeline controller may determine an image stream having a plurality of image primitives to be executed. Each image primitive may be, for example, associated with an image algorithm and a set of primitive attributes. The image pipeline controller may then automatically deploy the set of image primitives to an image computation fabric based at least in part on primitive attributes.
Description
- The present application is a continuation of U.S. patent application Ser. No. 13/994,013, filed Jun. 13, 2013, which is a National Stage Entry of International PCT Application PCT/US2011/067487 filed Dec. 28, 2011 which both applications are incorporated herein by reference.
- Many devices include one or more image sensors and/or image displays, and an image processing unit may facilitate the processing of data coming from the sensor, being provided to the display, and/or is otherwise being utilized by applications running on the device. For example, a smart phone might include a number of different cameras and a touch screen. The image processing unit may include an image computation fabric having a number of different components to process image information.
- In some cases, the image processing unit may execute a series of image primitives to create output image data (e.g., to be sent to a touch screen) based on input image data (e.g., received from a smart phone's camera). The image primitives may be, for example, associated with an image primitive library and might include, for example, sensor primitives, calibration primitives, optics primitives, etc.
- Typically, an application executing in connection the image processing unit determines which image primitives will be executed by the various components of the image computation fabric. For example, the application might determine that a filter primitive will be executed by fixed function hardware. Such an approach, however, can have several disadvantages. For example, the application might be unaware that another application is also attempting to use the same fixed function hardware. As a result, an application may “stall” or need to wait until the fixed function hardware becomes free, and the performance of the system may be degraded.
- Moreover, the substantial number and relative complexity of image primitives (and the fact that they may operate differently in connection with different components of different image execution fabrics) may result in substantial software development costs and inhibit innovation for application software developers (who may be forced to create customized software for each new platform).
-
FIG. 1 is a block diagram of a device. -
FIG. 2 is a block diagram of an imaging processing unit. -
FIG. 3 is a block diagram of an imaging processing unit in accordance with some embodiments. -
FIG. 4 is a flow diagram illustrating a method in accordance with some embodiments. -
FIG. 5 illustrates primitive attributes for a convolution image primitive according to some embodiments. -
FIG. 6 is a block diagram of an imaging processing unit having a primitive attribute database or other data structure in accordance with some embodiments. -
FIG. 7 is a block diagram of an imaging processing unit with an initialize component and a sequencer component in accordance with some embodiments. -
FIG. 8 is a block diagram of an imaging processing unit to process multiple image streams in accordance with some embodiments. -
FIG. 9 is a block diagram of an imaging processing unit providing a software proxy emulation of fixed function hardware according to some embodiments. -
FIGS. 10A through 10C illustrate segments in image streams according to some embodiments. -
FIG. 11 is an example of a graphical user interface for segment attribute definition in accordance with some embodiments. -
FIG. 12 is a flow diagram illustrating a method associated with image stream segments in accordance with some embodiments. -
FIG. 13 is an overall view including an image computation fabric and software architecture characteristics according to some embodiments. -
FIG. 1 is a block diagram of adevice 100 that may include, for example, one ormore image sensors 110 and/or image displays 120. Thesensor 110 might comprise, for example, a camera, video camera, a depth sensor, and/or a stereo image sensor. Thedisplay 120 might comprise, for example, a touch screen, a high resolution display, and/or a three dimensional image. Animage processing unit 130 may facilitate the processing of data coming from thesensor 110, being provided to thedisplay 120, and/or is otherwise being utilized by applications running on thedevice 100. Note that thedevice 100 may further include one or moresupplemental interfaces 140, such as a digital display port (e.g., to be coupled to a digital television or computer monitor), a wireless antenna, or a Universal Serial Bus (USB) interface. Note that the device might be associated with, for example, a smart phone, a tablet computer, a mobile computing device, a mobile telephone, a desktop computer, a laptop computer, a gaming system, a set-top box, or a television. - The
device 100 illustrated inFIG. 1 may exchange information via any communication network which may be one or more of a Local Area Network (“LAN”), a Metropolitan Area Network (“MAN”), a Wide Area Network (“WAN”), a proprietary network, a Public Switched Telephone Network (“PSTN”), a Wireless Application Protocol (“WAP”) network, a Bluetooth network, a wireless LAN network, and/or an Internet Protocol (“IP”) network such as the Internet, an intranet, or an extranet. Note that any devices described herein may communicate via one or more such communication networks. - All systems and processes discussed herein may be embodied in program code stored on one or more non-transitory computer-readable media. Such media may include, for example, a solid state Random Access Memory (“RAM”) or Read Only Memory (“ROM”) storage units. Embodiments are therefore not limited to any specific combination of hardware and software.
-
FIG. 2 is a block diagram of animaging processing unit 200 that might be used in the display device ofFIG. 1 . Theimage processing unit 200 includes animage computation fabric 210 that may process image information. Theimage computation fabric 210 might include, for example, a fixed function hardwareimage processing unit 212, a Single Instruction, Multiple Data (SIMD)image execution unit 214, a Very Long Instruction Word (VLIW)processing unit 216, and/or ageneral processing unit 218. - The
image processing unit 200 may execute a series ofimage primitives 220 to create output image data (e.g., to be sent to a touch screen) based on input image data (e.g., received from a smart phone's camera). Theimage primitives 220 are associated with an image primitive library stored in an imageprimitive database 260 and might include, for example, sensor primitives, calibration primitives, optics primitives, lighting primitives, depth primitives, segmentation primitives, color primitives, filter primitives, and/or three dimensional depth primitives. - The set of
image primitives 200 executed on the stream of image information may represent a set of resources used by an application to process the image data. For example, an imaging application might require a small set ofimage primitives 200 to provide processing to implement specific high level algorithms, such as face recognition, gesture recognition, etc. That is, theimage primitives 220 may be used together to process image data and achieve higher level goals. Theimage primitives 220 may represent building blocks for larger algorithms, and may be resources which must be managed and made available to multiple simultaneous imaging and visual computing applications. - A set of
image primitives 220 may be associated with many different types of image algorithms, such as those associated with pixel correction, artifact removal, histogram information, scaling functions, face recognition, visual object recognition, visual scene analysis, machine vision, gesture recognition, and/or depth map calculations. Moreover, different types ofimage primitives 220 might be associated with, by way of examples only, camera sensor format processing (Bayer Red Green Blue (RGB), Aptina™ RGB, Kodak™ RGBW, etc.), camera sensor dimensions (1080p, etc.), camera sensor frame rates, calibrations (Auto White Balance, Auto Shutter, Auto Focus, etc.), dead pixel detection and correction, lighting controls, optics controls, three dimensional depth sensor controls (structured light, stereo triangulation, etc.), color conversion (RGB, YUV, HIV, etc.), Look-Up Table (LUT) processing and value substitution, boolean operations, segmenting an image into various component parts (foreground, background, objects, etc.), filters (sharpen, blur, media, etc.), edge detection (Sobel, Roberts, Prewitt, etc.), point operations (Pixel Math, etc.), and/or domain processing (Fourier, HAAR, Karhunen-Loeve, Slant Transform, etc.) - Typically, an application executing in connection the
image processing unit 200 determines whichimage primitives 220 will be executed by thevarious components image computation fabric 210. For example, the application might determine that a filter primitive will be executed by thefixed function hardware 212. Such an approach, however, can have several disadvantages. For example, the application might be unaware that another application is also attempting to use thefixed function hardware 212. As a result, an application may “stall” or need to wait until the fixed function hardware becomes free, and the performance of the system may be degraded. - Moreover, the substantial number and relative complexity of image primitives 220 (and the fact that they may operate differently in connection with different components of different image execution fabrics 210) may result in substantial software development costs and inhibit innovation for application software developers (who may be forced to create customized software for each new platform).
- Thus, embodiments provided herein may provide for improved deployment of image primitives to a computation fabric. In particular,
FIG. 3 is a block diagram of animaging processing unit 300 in accordance with some embodiments. As before, theimage processing unit 300 includes animage computation fabric 310 that may process image information. Theimage computation fabric 310 might include, for example, a fixed function hardwareimage processing unit 312, an SIMDimage execution unit 314, aVLIW processing unit 316, and/or ageneral processing unit 318. Theimage processing unit 300 may execute a series ofimage primitives 320 to create output image data (e.g., to be sent to a touch screen) based on input image data (e.g., received from a smart phone's camera). The image primitives 320 are associated with an image primitive library stored in an imageprimitive database 360. According to this embodiment, animage pipeline controller 330 may be used to help deploy theimage primitives 320 to theimage computation fabric 310. Note that theimage pipeline controller 330 might be associated with a hardware image pipeline controller, a software image pipeline controller, or a combination of hardware and software image pipeline controller components. - The
image pipeline controller 330 may deploy image primitives 320 (e.g. to various components of the image computation fabric 310) in a number of different ways. For example,FIG. 4 is a flow diagram of a process that might be associated with thepipeline controller 330 ofFIG. 3 according to some embodiments. Note that all processes described herein may be executed by any combination of hardware and/or software. The processes may be embodied in program code stored on a tangible medium and executable by a computer to provide the functions described herein. Further note that the flow charts described herein do not imply a fixed order to the steps, and embodiments of the present invention may be practiced in any order that is practicable. - At 402, an image pipeline controller may determine an image stream having a plurality of image primitives to be executed, each image primitive being associated with an image algorithm and a set of primitive attributes. The image stream might be, for example, received from a video camera. At 404, the image pipeline controller may automatically deploy the set of image primitives to an image computation fabric based at least in part on primitive attributes.
- As used herein, a primitive “attribute” may be any information that describes aspects of the operation or execution of the image primitive. One skilled in the art will recognize that a wide range of attributes may be assigned to each primitive or group of primitives within a segment, thus the attributes listed herein serve to illustrate the concepts of this invention and therefore do not limit the applicability of this invention to incorporate other useful attributes beside those listed.
- For example,
FIG. 5 illustratesprimitive attributes 500 for a convolution image primitive according to some embodiments. The image attributes 500 may be, for example, defined by a developer of the image primitive. According to some embodiments, theprimitive attributes 500 might reflect a number of computation units, a performance value, a power value, a thermal value, and/or a rank preference for the image attribute. By way of example, each image primitive might be assigned attributes a-priori by design engineers who characterize the primitive in connection with various criteria to define the image primitive in terms of: a performance rank for software primitives on various processors or fixed function hardware, a preferred processor(s) for software primitives, a ranking of performance versus power, a fixed function hardware availability (e.g., some primitives may be implemented only in software), and/or an indication of whether or not the image primitive can process a subset of image information (e.g., to be processed as 4 k cache-resident pixel image “tiles” for two dimensional images). That is, theseprimitive attributes 500 may be used to define image primitive behavior at run-time. - The image primitives may be stored within a primitive attribute database or other data structure and used by a compiler or translator that is accessed by a pipeline controller to interpret the attributes and execute primitives in accordance with the attributes. For example,
FIG. 6 is a block diagram of animaging processing unit 600 having aprimitive attribute database 640 or other data structure in accordance with some embodiments. Theimage processing unit 600 includes animage computation fabric 610 to execute image information including a fixed function hardwareimage processing unit 612, an SIMDimage execution unit 614, aVLIW processing unit 616, and/or ageneral processing unit 618. Theimage processing unit 600 may execute a series ofimage primitives 620 to create output image data based on input image data, and animage pipeline controller 630 may be used to help deploy theimage primitives 620 to theimage computation fabric 610. Theimage pipeline controller 630 may deploy image primitives 620 (e.g. to various components of the image computation fabric 610) based on information in theprimitive attribute database 640 or other data structure. For example, a software application may use an Application Programming Interface (API) to query image primitive attributes and associated assets, and then the application may choose a preferred method for using the image primitive 620 based on the available primitive attributes. - According to some embodiments, the
image pipeline controller 630 and/orprimitive attribute database 640 or other data structure at run-time may read the primitive attributes of each image primitive 620 to determine the best way to run a workload within a givenimage computation fabric 610. For example, an image primitive 620 may be available both infixed function hardware 612 and a software proxy as defined in the primitive attributes, in which case an application might choose which type should be executed to achieve a performance versus wattage target. - According to some embodiments, when a software application has not specified how to use an image primitive 620 via a primitive attribute, the
image pipeline controller 630 and/orprimitive attribute database 640 or other data structure may be used by the various components comprising the run-time framework within this invention to automatically attempt to optimize performance. According to some embodiments, the run-time framework may automatically attempt to optimize performance of primitives across a compute fabric according to a-priori defined attributes of each primitive, where primitives may be grouped into segments which may be executed in-order or out-of-order according to their attributes. Moreover, as described with respect toFIGS. 10A through 10C segments may chained together to form a pipeline, and the run-time framework may optimize the workload according to the available compute resources as per the attributes defined for each primitive. Moreover, the optimization may include adjusting the behavior of the computing assets such as a clock frequency, voltage, bus speed, processor speed, processor time slice size for threads, device and thread priorities, bus arbitration priorities, memory tile sizes, cache behavior, memory behavior, primitive implementation method of SW or FF HW, etc. - For example,
FIG. 7 is a block diagram of animaging processing unit 700 with aninitialize component 732 and asequencer component 734 in accordance with some embodiments. Theimage processing unit 700 includes animage computation fabric 710 to execute image information including a fixed function hardwareimage processing unit 712, an SIMDimage execution unit 714, aVLIW processing unit 716, and/or ageneral processing unit 718. Theimage processing unit 700 may execute a series ofimage primitives 720 to create output image data based on input image data, and animage pipeline controller 730 may be used to help deploy theimage primitives 720 to theimage computation fabric 710. Theimage pipeline controller 730 may deploy image primitives 720 (e.g. to various components of the image computation fabric 710) based on information in theprimitive attribute database 740 or other data structure. Theinitialize component 732 may be used, for example, to initialize a camera, image sensor, or any other device. - The
sequencer component 734 may execute a sequencing algorithm to order theimage primitives 720 within the image stream for an in-order image primitive execution in a pipeline sequence. According to some embodiments, theimage primitives 720 may be associated with an original order, and the execution of theimage primitives 720 may be performed for at least some of theimage primitives 720 in an order different than the original order for an “out-of-order” primitive execution in a pipeline sequence. For example, at run time thesequencer component 734 may order theimage primitives 720 to execute efficiently within theimage computation fabric 710. For example, portions of an image stream may allow out-of-order image primitive execution (and may have no dependencies) andsuch image primitives 720 may be candidates for parallel execution across the components of theimage computation fabric 710. - A resource manager and run time resource lock mechanism may be responsible for determining the availability of assets or components of the
image computation fabric 710, locking assets for exclusive use by a pipeline or application, monitoring asset states, and/or freeing assets for use by other pipelines or application. Such an approach may permit, for example, multiple simultaneous applications to use the components of theimage computation fabric 710. For example,FIG. 8 is a block diagram of animaging processing unit 800 to process multiple image streams 820 in accordance with some embodiments. Theimage processing unit 800 includes animage computation fabric 810 to execute image information including a fixed function hardwareimage processing unit 812, an SIMDimage execution unit 814, aVLIW processing unit 816, and/or ageneral processing unit 818. Theimage processing unit 800 may execute a series of image primitives for multiple image streams 820 to create output image data based on input image data, and animage pipeline controller 830 may be used to help deploy the image primitives of the image streams 820 to theimage computation fabric 810. Theimage pipeline controller 830 may deploy image primitives of the image stream 820 (e.g. to various components of the image computation fabric 810) based on information in aprimitive attribute database 840 or other data structure. For example, different image streams 820 may be associated with different applications being executed by an operating system, and information about the image streams 820 may be associated with an API. - According to some embodiments, a
tile processor 836 in theimage pipeline controller 830 may determine whether a tile subset of image data is to be deployed to theimage computation fabric 810 based at least in part on a primitive attribute in theprimitive attribute database 840. For example, a primitive attribute might indicate that a convolution image primitive in animage stream 820 can be divided into tiles that can be separately processed by components of the image computation fabric 810 (e.g., to allow for more efficient execution). That is, at run time the tile processor 835 may manage dividing animage stream 820 being sent through the pipeline into tiled regions when possible and/or specified by an application. The tiling technique may let an image be processed in smaller tiles that fit inside a cache line, enabling swap-free access to the data with little or no page faults. This may speed up performance as compared to processing each image primitive over an entire image, sequentially. - According to some embodiments, a load distributor and
balancer 838 in theimage pipeline controller 830 may execute a load-balancing algorithm between image primitives in different image streams 820. For example, at run time the load distributor andbalancer 838 may let multiple applications simultaneously use available assets in theimage computation fabric 810, and a stream multiplexer may manage resource locks and resource contention issues. The load distributor andbalancer 838 may also execute a workload distribution algorithm to select an image processing component to receive one of the image primitives in the image streams 820. The selection may be based on a power and performance policy, resource reservation priorities, pipeline priorities, and/or resource availability arbitration priorities. According to some embodiments, a workload distribution algorithm may reduces stall and/or optimize for power or performance associated with execution of the image primitives in theimage computation fabric 810. Thus, the load distributor andbalancer 838 may spread the workload across available resources in theimage computation fabric 810, to parallelize workload execution when possible. According to some embodiments, information in theprimitive attribute database 840 may provide guidance for the load distributor andbalancer 838. - For example, a workload distribution algorithm might select one of the fixed function hardware
image processing unit 812 or a “software emulation” or proxy of the fixed function hardwareimage processing unit 812 based on primitive attributes and/or an image processing component status (e.g., when the fixed function hardwareimage processing unit 812 is in use by another application, the load distributor andbalancer 838 might select to use a software proxy of that component instead).FIG. 9 is a block diagram of animaging processing unit 900 providing a software proxy emulation of fixedfunction hardware 950 according to some embodiments. Theimage processing unit 900 includes animage computation fabric 910 to execute image information including a fixed function hardwareimage processing unit 912, an SIMDimage execution unit 914, aVLIW processing unit 916, and/or ageneral processing unit 918. Theimage processing unit 900 may execute a series of image primitives for multiple image streams 920 to create output image data based on input image data, and animage pipeline controller 930 may deploy the image primitives of the image streams 920 to theimage computation fabric 910. Theimage pipeline controller 930 may deploy image primitives of theimage stream 920 to various components of theimage computation fabric 910 and/or thesoftware proxy emulations 950 based on information in aprimitive attribute database 940 or other data structure. For example, an image primitive might be deployed to asoftware proxy emulation 950 when a corresponding component in theimage computation fabric 910 is currently being used by anotherimage stream 920 and/or another application. - Note that
FIG. 9 represents a logical architecture according to some embodiments, and actual implementations may include more or different components arranged in other manners. Moreover, each system described herein may be implemented by any number of devices in communication via any number of communication paths. Two or more of the devices may be may be implemented in a single component. Further, each device may comprise any number of hardware and/or software elements suitable to provide the functions described herein as well as any other functions. Other topologies may be used in conjunction with other embodiments. - The image streams 920 are composed of sequences of image primitives. According to some embodiments, a subset of the image primitives within a stream are associated with an image stream “segment.” For example,
FIG. 10A illustrates 1000 segments in image streams according to some embodiments. In particular, afirst image stream 1010 includes animage stream segment 1012 comprising image primitives A, B, and C. Thefirst image stream 1010 also includes a number ofindividual image primitives second image stream 1020 includes other image stream segments 1022 (comprising image primitives A, E, and F) and 1024 (comprising image primitives B, D, and G). - The image streams 1010, 1020 of
FIG. 10A might be composed of “in-order” image stream segments. That is, each image stream segment might be deployed to the image computation fabric only after the prior segment has executed (sequential execution). Note, however, that some image streams might support out-of-order execution. For example,FIG. 10B illustrates 1030 three image stream segments being executed in parallel by the image computation fabric (spread out across computing resources). Similarly,FIG. 100 illustrates 1040 an image pipeline composed of both in-order and out-of-order image stream segments chained together. - According to some embodiments, the image stream segments may be associated with one or more image stream attributes for workload distribution, stall reduction, power optimization, performance optimization, load balancing, and/or a sequencing algorithm. Thus, a pipeline or image stream may be composed of segments, where segments are composed of sets of image primitives. Moreover, sets of primitives may be combinations of either fixed function hardware, software proxy emulations of the fixed function hardware that can be used when the fixed function hardware is busy, or “software only” primitives. Moreover, segments might be executed either in-order or out-of-order. According to some embodiments, image primitives, segments and/or entire pipelines may have policy attributes such as priority, power/performance budget, memory size requests, memory bandwidth requests. Note that a programmable segment could be provided such that it is associated with an arbitrary set of image primitives and/or an arbitrary image primitive order (e.g., to allow a customer to program an area image processing function).
- Thus, a segment of an image stream may be assigned various attributes to control its execution during run time. For example,
FIG. 11 is an example of aGraphical User Interface 1100 for segment attribute definition in accordance with some embodiments. TheGUI 1100 may, for example, let a software developer define attributes for a camera fixed function hardware segment and an associated camera software proxy segment. In particular, theGUI 1100 may be used to turn various attributes (e.g., de-noise, artifact removal, and/or video stabilization attributes) “or” or “off” for the segments as appropriate. - These attributes may be used by an image pipeline controller when deploying the segment to an image computation fabric. For example,
FIG. 12 is a flow diagram illustrating a method associated with image stream segments in accordance with some embodiments. At 1202, an image stream with multiple segments may be received by an image pipeline controller. For example, the image stream might be received from a smartphone video camera. At 1204, a stall avoidance and power optimization analysis may be performed for the segment. For example, an image pipeline control might try to avoid deploying multiple tasks to the same component at the same time. At 1206, a workload distribution and load balancing analysis may be performed in connection with various pipelines, segments and/or individual image primitives. For example, an image pipeline controller might attempt to deploy tasks to under utilized image resources or assets. At 1208, an execution component may be selected for the segment. Based on the selection at 1208, the segment may be assigned to a fixed function hardware image processing unit at 1210 or a software proxy of a fixed function hardware image processing unit at 1212. -
FIG. 13 is anoverall view 1300 including an image computation fabric 1310 (e.g., associated with any of the image execution components described herein) andsoftware architecture characteristics 1320 according to some embodiments. Thesoftware architecture characteristics 1320 may include a number of applications executing simultaneously. Moreover, the applications may access a software framework for hardware context management (enabling the multiple simultaneous applications) via software libraries that may be provided for common use cases. Moreover, software primitives at a hardware abstraction layer may be provided for thesoftware architecture characteristics 1320. In this way, a programming model may be provided using image primitives to simplify development of software applications. Moreover, sensor processing may be associated with decreased software development and/or tool costs and improved software scalability for System On Chip (SOC) image products. - Embodiments described herein may provide a standard software API across different execution components and/visual computing assets associated with perceptual computing software and fixed function hardware, camera pipelines and asset to help provide an improved user experience and performance versus wattage advantages.
- Embodiments described herein may provide a standard software API across different execution components and/visual computing assets associated with perceptual computing software and fixed function hardware, camera pipelines and asset to help provide an improved user experience and performance versus wattage advantages.
- According to some embodiments, a run-time framework may automatically attempt to facilitate or optimize performance of primitives across a compute fabric according to a-priori defined attributes of each primitive. Moreover, according to some embodiments, primitives may be grouped into segments which might be executed in-order or out-of-order according to their attributes. Moreover, segments may be chained together into a pipeline, and the run-time framework may attempt to facilitate or optimize the workload according to the available compute resources as per the attributes defined for each primitive or segment. According to some embodiments, the facilitation or optimization might include support for multiple simultaneous applications to share the compute fabric, interleaving for resource sharing and usage by different applications, resource locking and sharing mechanisms for primitives in a compute fabric, adjusting the behavior of the computing primitive assets such as by adjusting a clock frequency, voltage, bus speed, processor speed, processor time slice size for threads, device and thread priorities, bus arbitration priorities, memory tile sizes, cache behavior, memory behavior, primitive implementation method of SW or FF HW, etc.
- The following illustrates various additional embodiments and do not constitute a definition of all possible embodiments, and those skilled in the art will understand that the present invention is applicable to many other embodiments. Further, although the following embodiments are briefly described for clarity, those skilled in the art will understand how to make any changes, if necessary, to the above-described apparatus and methods to accommodate these and other embodiments and applications.
- Although embodiments have been described with respect to particular types of image sensors and displays, note that embodiments may be associated with other types of sensors and displays. For example, three dimensional cameras and/or displays may be supported by any of the embodiments described herein. Moreover, while embodiments have been illustrated using particular ways of processing image information, note that embodiments might instead be associated with any other sorts of image primitives and/or algorithms.
- Embodiments have been described herein solely for the purpose of illustration. Persons skilled in the art will recognize from this description that embodiments are not limited to those described, but may be practiced with modifications and alterations limited only by the spirit and scope of the appended claims.
Claims (53)
1-29. (canceled)
30. A method, comprising
generating, with a run-time framework, a plurality of image primitives grouped into image segments, wherein at least one of the image primitives to create output image data;
wherein at least one image primitive is associated with an image primitive library, the image primitives to be at least one of: (i) a histogram primitive, (ii) a scaling primitive; or (iii) a machine vision primitive; and
deploying, by the run-time framework, the plurality of image primitives to hardware for execution.
31. The method of claim 30 , wherein image segments are grouped for at least one of in-order execution or out-of-order execution.
32. The method of claim 30 , wherein image segments are grouped in the run-time framework for in-order execution and out-of-order execution, wherein a first run-time framework is executed in order and a second run-time framework is executed out of order.
33. The method of claim 30 , wherein the output image data is output to a display.
34. The method of claim 30 , wherein the image primitives generate output image data from input image input received from an image sensor.
35. The method of claim 30 , wherein the generation of the run-time framework is powered by a battery power source.
36. The method of claim 30 , wherein the run-time framework comprises at least one of: (i) a hardware run-time framework, (ii) a software run-time framework, or (iii) a combination of hardware and software run-time framework components.
37. The method of claim 30 , wherein image primitives associated with a plurality of image segments are deployed.
38. The method of claim 30 , wherein at least one of the segments is executed by an operating system, and information about the segments is associated with an application programming interface.
39. The method of claim 30 , further comprising the hardware for execution comprises at least one of a system on a chip, a computation fabric, a processing unit, or a fixed function hardware image processing unit
40. The method of claim 30 , further comprising executing a sequencing algorithm to order the image primitives within an image segment for an in-order image primitive execution in the run-time framework.
41. The method of claim 30 , wherein the image primitives comprise an original order and said executing is performed for at least some of the image primitives in an order different than the original order for an out-of-order image primitive execution in the run-time framework.
42. The method of claim 30 , wherein the output image data is produced by the image primitives before any reader of that data accesses it.
43. The method of claim 30 , wherein at least one image segment comprises at least one of: (i) pixel correction, (ii) artifact removal, (iii) histogram information, (iv) a scaling function, (v) face recognition, (vi) visual object recognition, (vii) visual scene analysis, (viii) machine vision, (ix) gesture recognition, or (x) depth map calculation.
44. A non-transitory computer-readable storage on at least one medium having stored thereon instructions that when executed:
generate, with a run-time framework, a plurality of image primitives grouped into image segments, wherein at least one of the image primitives to create output image data;
wherein at least one image primitive is associated with an image primitive library, the image primitives to be at least one of: (i) a histogram primitive, (ii) a scaling primitive; or (iii) a machine vision primitive; and
deploy, by the run-time framework, the plurality of image primitives to hardware for execution.
45. The non-transitory computer-readable storage of claim 44 , wherein image segments are grouped for at least one of in-order execution and out-of-order execution.
46. The non-transitory computer-readable storage of claim 44 , wherein image segments are grouped in the run-time framework for in-order execution and out-of-order execution, wherein a first run-time framework is executed in order and a second run-time framework is executed out of order.
47. The non-transitory computer-readable storage of claim 44 , wherein the output image data is output to a display.
48. The non-transitory computer-readable storage of claim 44 , wherein the image primitives generate output image data from input received from a camera.
49. The non-transitory computer-readable storage of claim 44 , wherein generation of the run-time framework is powered by a battery power source.
50. The non-transitory computer-readable storage of claim 44 , wherein the run-time framework comprises at least one of: (i) a hardware run-time framework, (ii) a software run-time framework, or (iii) a combination of hardware and software run-time framework components.
51. The non-transitory computer-readable storage of claim 44 , wherein image primitives are associated with a plurality of image segments are deployed.
52. The non-transitory computer-readable storage of claim 44 , wherein at least one of the segments is executed by an operating system, and information about the segments is associated with an application programming interface.
53. The non-transitory computer-readable storage of claim 44 , wherein the hardware for execution comprises at least one of a system on a chip, a computation fabric, a processing unit, or a fixed function hardware image processing unit.
54. The non-transitory computer-readable storage of claim 44 , further comprising executing a sequencing algorithm to order the image primitives within an image segment for an in-order image primitive execution in the run-time framework.
55. The non-transitory computer-readable storage of claim 44 , wherein the image primitives comprise an original order and said executing is performed for at least some of the image primitives in an order different than the original order for an out-of-order image primitive execution in the run-time framework.
56. The non-transitory computer-readable storage of claim 44 , wherein the output image data is produced by the image primitives before any reader of that data accesses it.
57. The non-transitory computer-readable storage of claim 44 , wherein at least one image segment comprises at least one of: (i) pixel correction, (ii) artifact removal, (iii) histogram information, (iv) a scaling function, (v) face recognition, (vi) visual object recognition, (vii) visual scene analysis, (viii) machine vision, (ix) gesture recognition, or (x) depth map calculation.
58. A system, comprising:
a processor;
an image sensor to create input image data; and
a memory to store instructions that executed by the processor:
generate, with a run-time framework, a plurality of image primitives grouped into image segments, wherein at least one of the image primitives to create output image data in response to the input image data, wherein at least one image primitive is associated with an image primitive library, the image primitives to be at least one of: (i) a histogram primitive, (ii) a scaling primitive; or (iii) a machine vision primitive; and
deploy, by the run-time framework, the plurality of image primitives to hardware for execution.
59. The system of claim 58 , wherein image segments are grouped for at least one of in-order execution and out-of-order execution.
60. The system of claim 58 , wherein image segments are grouped in the run-time framework for in-order execution and out-of-order execution, wherein a first run-time framework is executed in order and a second run-time framework is executed out of order.
61. The system of claim 58 , wherein the image primitives generate output image data from input received from a camera.
62. The system of claim 58 , wherein generation of the run-time framework is powered by a battery power source.
63. The system of claim 58 , wherein the run-time framework comprises at least one of: (i) a hardware run-time framework, (ii) a software run-time framework, or (iii) a combination of hardware and software run-time framework components.
64. The system of claim 58 , wherein image primitives associated with a plurality of image segments are deployed.
65. The system of claim 58 , wherein at least one of the segments is executed by an operating system, and information about the segments is associated with an application programming interface.
66. The system of claim 58 , wherein the hardware for execution comprises at least one of a system on a chip, a computation fabric, a processing unit, or a fixed function hardware image processing unit.
67. The system of claim 58 , further comprising executing a sequencing algorithm to order the image primitives within an image segment for an in-order image primitive execution in the run-time framework.
68. The system of claim 58 , wherein the image primitives comprise an original order and said executing is performed for at least some of the image primitives in an order different than the original order for an out-of-order image primitive execution in the run-time framework.
69. The system of claim 58 , wherein the output image data is produced by the image primitives before any reader of that data accesses it.
70. The system of claim 58 , wherein at least one image segment comprises at least one of: (i) pixel correction, (ii) artifact removal, (iii) histogram information, (iv) a scaling function, (v) face recognition, (vi) visual object recognition, (vii) visual scene analysis, (viii) machine vision, (ix) gesture recognition, or (x) depth map calculation.
71. A system, comprising:
a means to process information;
a means for creating input image data; and
a means to store instructions that executed by the processor:
generate a plurality of image primitives grouped into image segments to create output image data in response to the input image data, wherein at least one image primitive is associated with an image primitive library, the image primitives to be at least one of: (i) a histogram primitive, (ii) a scaling primitive; or (iii) a machine vision primitive; and
deploy the plurality of image primitives to means for execution.
72. The system of claim 71 , wherein image segments are grouped for at least one of in-order execution and out-of-order execution.
73. The system of claim 71 , wherein image segments are grouped for in-order execution and out-of-order execution, wherein a first means of execution executes image segments in order and a second means of execution executes image segments out-of-order.
74. The system of claim 71 , wherein the image primitives generate output image data from input received from a means for capturing input.
75. The system of claim 71 , wherein generation of means of execution for image segments is powered by means of suppling power.
76. The system of claim 71 , wherein at least one of the segments is executed by an operating system, and information about the segments is associated with an application programming interface.
77. The system of claim 71 , wherein the hardware for execution comprises at least one of a system on a chip, a computation fabric, a processing unit, or a fixed function hardware image processing unit.
78. The system of claim 71 , further comprising executing a sequencing algorithm to order the image primitives within an image segment for an in-order image primitive execution in means of run-time execution.
79. The system of claim 71 , wherein the image primitives comprise an original order and said executing is performed for at least some of the image primitives in an order different than the original order for an out-of-order image primitive execution in means of run-time execution.
80. The system of claim 71 , wherein the output image data is produced by the image primitives before any reader of that data accesses it.
81. The system of claim 71 , wherein at least one image segment comprises at least one of: (i) pixel correction, (ii) artifact removal, (iii) histogram information, (iv) a scaling function, (v) face recognition, (vi) visual object recognition, (vii) visual scene analysis, (viii) machine vision, (ix) gesture recognition, or (x) depth map calculation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/078,682 US20160364832A1 (en) | 2011-12-28 | 2016-03-23 | Image stream pipeline controller for deploying image primitives to a computation fabric |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2011/067487 WO2013100934A1 (en) | 2011-12-28 | 2011-12-28 | Image stream pipeline controller for deploying image primitives to a computation fabric |
US201313994013A | 2013-06-13 | 2013-06-13 | |
US15/078,682 US20160364832A1 (en) | 2011-12-28 | 2016-03-23 | Image stream pipeline controller for deploying image primitives to a computation fabric |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2011/067487 Continuation WO2013100934A1 (en) | 2011-12-28 | 2011-12-28 | Image stream pipeline controller for deploying image primitives to a computation fabric |
US13/994,013 Continuation US9378534B2 (en) | 2011-12-28 | 2011-12-28 | Image stream pipeline controller for deploying image primitives to a computation fabric |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160364832A1 true US20160364832A1 (en) | 2016-12-15 |
Family
ID=48698178
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/994,013 Active 2032-08-29 US9378534B2 (en) | 2011-12-28 | 2011-12-28 | Image stream pipeline controller for deploying image primitives to a computation fabric |
US15/078,682 Abandoned US20160364832A1 (en) | 2011-12-28 | 2016-03-23 | Image stream pipeline controller for deploying image primitives to a computation fabric |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/994,013 Active 2032-08-29 US9378534B2 (en) | 2011-12-28 | 2011-12-28 | Image stream pipeline controller for deploying image primitives to a computation fabric |
Country Status (4)
Country | Link |
---|---|
US (2) | US9378534B2 (en) |
CN (2) | CN107122147B (en) |
DE (1) | DE112011106062T5 (en) |
WO (1) | WO2013100934A1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8666148B2 (en) | 2010-06-03 | 2014-03-04 | Adobe Systems Incorporated | Image adjustment |
US9008415B2 (en) | 2011-09-02 | 2015-04-14 | Adobe Systems Incorporated | Automatic image adjustment parameter correction |
US8903169B1 (en) | 2011-09-02 | 2014-12-02 | Adobe Systems Incorporated | Automatic adaptation to image processing pipeline |
US9560160B1 (en) * | 2014-01-17 | 2017-01-31 | Instar Logic, Inc. | Prioritization of the delivery of different portions of an image file |
US10013625B1 (en) | 2014-04-16 | 2018-07-03 | Instart Logic, Inc. | QoE-driven unsupervised image categorization for optimized web delivery |
US9912707B2 (en) * | 2014-07-31 | 2018-03-06 | Istreamplanet Co. | Method and system for ensuring reliability of unicast video streaming at a video streaming platform |
US9826011B2 (en) | 2014-07-31 | 2017-11-21 | Istreamplanet Co. | Method and system for coordinating stream processing at a video streaming platform |
US9686576B2 (en) | 2015-05-08 | 2017-06-20 | Istreamplanet Co. | Coordination of video stream timing in cloud-based video streaming system |
US10164853B2 (en) | 2015-05-29 | 2018-12-25 | Istreamplanet Co., Llc | Real-time anomaly mitigation in a cloud-based video streaming system |
US10015503B1 (en) | 2015-09-24 | 2018-07-03 | Instart Logic, Inc. | Fast, real-time, estimation of content-sensitive encoding quality for optimized web delivery of images |
US10891773B2 (en) | 2017-04-07 | 2021-01-12 | Intel Corporation | Apparatus and method for efficient graphics virtualization |
US10521877B2 (en) | 2017-05-23 | 2019-12-31 | Samsung Electronics Co., Ltd | Apparatus and method for speculative buffer reservations with cancellation mechanism |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6055628A (en) * | 1997-01-24 | 2000-04-25 | Texas Instruments Incorporated | Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks |
US20030193571A1 (en) * | 2002-04-10 | 2003-10-16 | Schultz Kevin L. | Smart camera with modular expansion capability |
US20070230760A1 (en) * | 2004-05-19 | 2007-10-04 | Yasuo Omi | Image Processing Device and Method |
US20080100610A1 (en) * | 2006-10-26 | 2008-05-01 | Konica Minolta Business Technologies, Inc. | Image processing device and computer-readable medium storing program |
US20100111489A1 (en) * | 2007-04-13 | 2010-05-06 | Presler Ari M | Digital Camera System for Recording, Editing and Visualizing Images |
US20110134111A1 (en) * | 2009-09-11 | 2011-06-09 | David Stone | Remote rendering of three-dimensional images using virtual machines |
US20110225565A1 (en) * | 2010-03-12 | 2011-09-15 | Van Velzen Danny | Optimal incremental workflow execution allowing meta-programming |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0722589B1 (en) * | 1993-10-06 | 1999-01-20 | Honeywell Inc. | Virtual graphics processor and method for embedded, real time display systems |
US5802361A (en) * | 1994-09-30 | 1998-09-01 | Apple Computer, Inc. | Method and system for searching graphic images and videos |
US6509905B2 (en) | 1998-11-12 | 2003-01-21 | Hewlett-Packard Company | Method and apparatus for performing a perspective projection in a graphics device of a computer graphics display system |
US6762763B1 (en) * | 1999-07-01 | 2004-07-13 | Microsoft Corporation | Computer system having a distributed texture memory architecture |
US7159041B2 (en) | 2000-03-07 | 2007-01-02 | Microsoft Corporation | Method and system for defining and controlling algorithmic elements in a graphics display system |
US7079133B2 (en) * | 2000-11-16 | 2006-07-18 | S3 Graphics Co., Ltd. | Superscalar 3D graphics engine |
EP1580694A1 (en) | 2004-03-22 | 2005-09-28 | STMicroelectronics S.r.l. | Image rendering with adaptive filtering for anti-aliasing |
US7434072B2 (en) * | 2005-04-25 | 2008-10-07 | Arm Limited | Integrated circuit power management control |
CN1928918B (en) * | 2005-10-14 | 2012-10-10 | 威盛电子股份有限公司 | Graphics processing apparatus and method for performing shading operations therein |
US8373717B2 (en) * | 2007-04-25 | 2013-02-12 | Nvidia Corporation | Utilization of symmetrical properties in rendering |
US8103858B2 (en) * | 2008-06-30 | 2012-01-24 | Intel Corporation | Efficient parallel floating point exception handling in a processor |
US8248401B2 (en) | 2009-03-19 | 2012-08-21 | International Business Machines Corporation | Accelerated data structure optimization based upon view orientation |
US8558842B1 (en) * | 2009-10-14 | 2013-10-15 | Nvidia Corporation | Parallel duplicate primitive vertex detection and batching |
US8704836B1 (en) * | 2009-10-19 | 2014-04-22 | Nvidia Corporation | Distributing primitives to multiple rasterizers |
US20110153984A1 (en) * | 2009-12-21 | 2011-06-23 | Andrew Wolfe | Dynamic voltage change for multi-core processing |
-
2011
- 2011-12-28 CN CN201611233063.7A patent/CN107122147B/en active Active
- 2011-12-28 WO PCT/US2011/067487 patent/WO2013100934A1/en active Application Filing
- 2011-12-28 DE DE112011106062.9T patent/DE112011106062T5/en active Pending
- 2011-12-28 US US13/994,013 patent/US9378534B2/en active Active
- 2011-12-28 CN CN201180075984.4A patent/CN103999121B/en active Active
-
2016
- 2016-03-23 US US15/078,682 patent/US20160364832A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6055628A (en) * | 1997-01-24 | 2000-04-25 | Texas Instruments Incorporated | Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks |
US20030193571A1 (en) * | 2002-04-10 | 2003-10-16 | Schultz Kevin L. | Smart camera with modular expansion capability |
US20070230760A1 (en) * | 2004-05-19 | 2007-10-04 | Yasuo Omi | Image Processing Device and Method |
US20080100610A1 (en) * | 2006-10-26 | 2008-05-01 | Konica Minolta Business Technologies, Inc. | Image processing device and computer-readable medium storing program |
US20100111489A1 (en) * | 2007-04-13 | 2010-05-06 | Presler Ari M | Digital Camera System for Recording, Editing and Visualizing Images |
US20110134111A1 (en) * | 2009-09-11 | 2011-06-09 | David Stone | Remote rendering of three-dimensional images using virtual machines |
US20110225565A1 (en) * | 2010-03-12 | 2011-09-15 | Van Velzen Danny | Optimal incremental workflow execution allowing meta-programming |
Also Published As
Publication number | Publication date |
---|---|
CN107122147A (en) | 2017-09-01 |
CN107122147B (en) | 2021-06-08 |
US20130257883A1 (en) | 2013-10-03 |
US9378534B2 (en) | 2016-06-28 |
DE112011106062T5 (en) | 2014-09-25 |
WO2013100934A1 (en) | 2013-07-04 |
CN103999121B (en) | 2017-12-26 |
CN103999121A (en) | 2014-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9378534B2 (en) | Image stream pipeline controller for deploying image primitives to a computation fabric | |
US10437541B2 (en) | Graphics engine and environment for efficient real time rendering of graphics that are not pre-known | |
US9384522B2 (en) | Reordering of command streams for graphical processing units (GPUs) | |
US8669979B2 (en) | Multi-core processor supporting real-time 3D image rendering on an autostereoscopic display | |
US10123024B2 (en) | Image processing methods and image processing apparatuses | |
EP2696573A2 (en) | Method for generating a panoramic image, user terminal device, and computer-readable recording medium | |
US8350867B2 (en) | Image quality configuration apparatus, system and method | |
JP2015518594A (en) | Integrated interactive segmentation method using spatial constraints for digital image analysis | |
CN109213607B (en) | Multithreading rendering method and device | |
CN112181657A (en) | Video processing method and device, electronic equipment and storage medium | |
CN116382880B (en) | Task execution method, device, processor, electronic equipment and storage medium | |
CN114331861A (en) | History clamp for denoising dynamic ray tracing scenes using time accumulation | |
US10049487B2 (en) | Identifying duplicate indices in an input index stream | |
US20210319307A1 (en) | Heterogeneous computing on a system-on-chip, including machine learning inference | |
US20220417382A1 (en) | Buffer management for plug-in architectures in computation graph structures | |
AU2012268887A1 (en) | Saliency prediction method | |
CN113436247B (en) | Image processing method and device, electronic equipment and storage medium | |
US20140189298A1 (en) | Configurable ring network | |
CN115699072A (en) | Task graph scheduling for workload processing | |
US10908962B1 (en) | System and method to share GPU resources | |
CN112351213B (en) | System dynamic allocation on chip resources for efficient signal processing | |
Tamm et al. | Hybrid distributed rendering | |
CN117764806A (en) | Picture preprocessing method, device, equipment and storage medium | |
CN114281515A (en) | Rendering resource allocation method and device, computer equipment and storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |