US20160277032A1 - Power generating circuit, frequency generating circuit and frequency control system - Google Patents

Power generating circuit, frequency generating circuit and frequency control system Download PDF

Info

Publication number
US20160277032A1
US20160277032A1 US14/822,042 US201514822042A US2016277032A1 US 20160277032 A1 US20160277032 A1 US 20160277032A1 US 201514822042 A US201514822042 A US 201514822042A US 2016277032 A1 US2016277032 A1 US 2016277032A1
Authority
US
United States
Prior art keywords
frequency
circuit
generating circuit
signal
dac
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US14/822,042
Other versions
US9432027B1 (en
Inventor
Po-Chuan Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Egalax Empia Technology Inc
Original Assignee
Egalax Empia Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Egalax Empia Technology Inc filed Critical Egalax Empia Technology Inc
Assigned to EGALAX_EMPIA TECHNOLOGY INC. reassignment EGALAX_EMPIA TECHNOLOGY INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIN, PO-CHUAN
Application granted granted Critical
Publication of US9432027B1 publication Critical patent/US9432027B1/en
Publication of US20160277032A1 publication Critical patent/US20160277032A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0802—Details of the phase-locked loop the loop being adapted for reducing power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895—Details of the current generators
    • H03L7/0896—Details of the current generators the current generators being controlled by differential up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator

Definitions

  • Taiwan Patent Application No. 104108852 filed on Mar. 19, 2015, from which this application claims priority, are incorporated herein by reference.
  • the present invention generally relates to a frequency control system, and more particularly to a small-area, low-power and anti-power-noise frequency control system.
  • a phase-locked loop is commonly used in electronic devices such as communication devices or computers to detect frequency or phase, or to perform frequency multiplication.
  • a delay-locked loop being similar to the PLL, utilizes a delay line instead of a voltage-controlled oscillator, and may be adopted to reduce clock skew in digital circuits.
  • a large capacitor is required to implement a filtering circuit in the conventional PLL, and thus occupies large circuit area.
  • the conventional PLL or DLL consumes large current and thus cannot be adapted to mobile or hand-held electronic devices. Further, the conventional PLL or DLL is liable to power noise, and therefore suffers low output accuracy.
  • a frequency control system includes a power generating circuit and a frequency generating circuit.
  • the power generating circuit includes an up transistor circuit, a down transistor circuit and a capacitor, the up transistor circuit and the down transistor circuit being connected in series and having a node situated therebetween, the capacitor being electrically coupled between the node and ground, a stable voltage being generated at the node.
  • the frequency generating circuit includes a digital-to-analog converter (DAC), a current source/sink circuit, a voltage-controlled oscillator (VCO) and a digital controller.
  • DAC digital-to-analog converter
  • VCO voltage-controlled oscillator
  • the DAC receives the stable voltage as a power, and outputs an analog signal;
  • the current source/sink circuit receives the analog signal and outputs a control voltage;
  • the VCO receives the control voltage and according generates a frequency signal;
  • the digital controller receives the frequency signal and a reference signal, according to which a digital signal is generated and fed to an input end of the DAC.
  • FIG. 1 shows a block diagram illustrating a frequency control system according to one embodiment of the present invention
  • FIG. 2A to FIG. 2C show circuit diagrams exemplifying the up transistor circuit and the down transistor circuit of FIG. 1 ;
  • FIG. 3 shows an equivalent circuit diagram of the power generating circuit of FIG. 1 ;
  • FIG. 4 shows a circuit diagram illustrating the voltage-controlled oscillator of FIG. 1 ;
  • FIG. 5A shows a flow diagram of the digital controller of FIG. 1 ;
  • FIG. 5B shows a timing diagram exemplifying a reference signal and a frequency signal.
  • FIG. 1 shows a block diagram illustrating a frequency control system 100 according to one embodiment of the present invention.
  • the frequency control system 100 includes a power generating circuit 11 and a frequency generating circuit 12 .
  • the power generating circuit 11 generates a stable voltage V LPF , which is provided as a power to a portion of the frequency generating circuit 12 .
  • the frequency generating circuit 12 also called frequency multiplication circuit, is used to generate a frequency signal F OUT .
  • the power generating circuit 11 of the embodiment may include an up transistor circuit 111 and a down transistor circuit 112 , which are connected in series and electrically coupled between an original power VDD and ground.
  • a node P is situated between the up transistor circuit 111 and the down transistor circuit 112 .
  • the up transistor circuit 111 and the down transistor circuit 112 constitute a voltage divider, which provides the table voltage V LPF at the node P.
  • the up transistor circuit 111 may include at least one transistor such as a P-type metal-oxide-semiconductor (MOS) transistor, and the down transistor circuit 112 may include at least one transistor such as an N-type MOS transistor.
  • the power generating circuit 11 may further include a capacitor C LPF , which is electrically coupled between the node P and ground.
  • the transistors of the up transistor circuit 111 and the down transistor circuit 112 may be diode-connected, or may operate in a cut-off or sub-threshold region.
  • diode-connected means connecting a drain and a gate of the transistor.
  • Operating in a cut-off region or sub-threshold region means connecting a source and a gate of the transistor.
  • FIG. 2A shows a circuit diagram exemplifying the up transistor circuit 111 and the down transistor circuit 112 of FIG. 1 .
  • the up transistor circuit 111 and the down transistor circuit 112 each includes a diode-connected transistor.
  • FIG. 2B shows another circuit diagram exemplifying the up transistor circuit 111 and the down transistor circuit 112 of FIG. 1 .
  • the up transistor circuit 111 and the down transistor circuit 112 each includes a transistor that operates in a cut-off region.
  • FIG. 2C shows a further circuit diagram exemplifying the up transistor circuit 111 and the down transistor circuit 112 of FIG. 1 .
  • the up transistor circuit 111 includes two diode-connected transistors that are connected in series
  • the down transistor circuit 112 includes a transistor operating in a cut-off region and a diode-connected transistor, which are connected in series.
  • FIG. 3 shows an equivalent circuit diagram of the power generating circuit 11 .
  • the diode-connected transistor or the transistor operating in a cut-off region or sub-threshold region of the up transistor circuit 111 may be equivalent to an up equivalent resistor R U with large resistance (e.g., millions to trillions ohms).
  • the down transistor circuit 112 may be equivalent to a down equivalent resistor R D with large resistance.
  • the up equivalent resistor R U and the down equivalent resistor R D constitute a low-pass filter (LPF), which filters out noise of the original power VDD, therefore generating the stable voltage V LPF with reduced noise or even without noise.
  • LPF low-pass filter
  • the original power VDD may possess noise spanning from high frequency to low frequency. Accordingly, it is preferred in the embodiment to select a substantially low cut-off frequency f C .
  • f C 1/(2 ⁇ RC)
  • the resistance R of the up equivalent resistor R U and the capacitance C of the capacitor C LPF should be large. As a capacitor in an integrated circuit occupies a substantial area, the capacitance of the capacitor should not be large.
  • the up equivalent resistor R U of the embodiment has large resistance; a low cut-off frequency f C can thus be obtained with low capacitance of the capacitor C LPF .
  • the up equivalent resistor R U of the embodiment is made up of transistor(s), which occupy a small circuit area.
  • a resistor for example, a poly resistor, using 0.18 ⁇ m complementary metal-oxide-semiconductor (CMOS) process, occupies 100000 ⁇ m 2 .
  • CMOS complementary metal-oxide-semiconductor
  • a transistor that is diode-connected or operates in a cut-off region or sub-threshold region with width of 0.3 ⁇ m and length of 10 ⁇ m may result in tens of millions ohms.
  • the frequency generating circuit 12 may include a first unity-gain buffer 121 , also called voltage follower, which receives the stable voltage V LPF generated from the power generating circuit 11 , and feeds the stable voltage V LPF as a power to a digital-to-analog converter (DAC) 122 .
  • the first unity-gain buffer 121 may include an operational amplifier (OP) having an output end connected to an inverting input end, and a non-inverting input end receiving the stable voltage V LPF .
  • the operational amplifier may use the original power VDD as a power.
  • the stable voltage V LPF generated from the power generating circuit 11 is directly provided as a power to the DAC 122 without using the first unity-gain buffer 121 .
  • the frequency generating circuit 12 may further include a current source/sink circuit 123 , which receives an analog signal A outputted from the DAC 122 , and outputs a control voltage V C to control a voltage-controlled oscillator (VCO) 124 .
  • the current source/sink circuit 123 may include a second unity-gain buffer, which may compose a structure the same as the first unity-gain buffer 121 , details of which are thus omitted for brevity.
  • the VCO 124 receives the control voltage V C outputted from the current source/sink circuit 123 , and accordingly generates the frequency signal F OUT .
  • FIG. 4 shows a circuit diagram illustrating the VCO 124 of FIG. 1 .
  • the VCO 124 of the embodiment may include a plurality of (e.g., odd number of) inverters 1241 , which are connected in parallel to form a ring oscillator.
  • Each inverter 1241 includes series-connected P-type transistor and N-type transistor, which are electrically coupled between the control voltage V C and ground.
  • the frequency of the frequency signal F OUT may be increased by raising the control voltage V C , and may be decreased by lowering the control voltage V C .
  • the frequency generating circuit 12 may further include a digital controller 125 , which receives the frequency signal F OUT (e.g., with high frequency) and a reference signal F IN (e.g., with low frequency), according to which a digital signal D is generated and fed to an input end of the DAC 122 , thereby controlling the DAC 122 to increase or decrease the analog signal A (or the control voltage V C ). Accordingly, the frequency of the frequency signal F OUT may thus be controlled.
  • the reference signal F IN may be provided by a crystal oscillator (not shown) or other reference-frequency generators.
  • the digital controller 125 may be powered by the original power VDD.
  • FIG. 5A shows a flow diagram of the digital controller 125 of FIG. 1 .
  • the reference signal F IN and the frequency signal F OUT are inputted.
  • FIG. 5B shows a timing diagram exemplifying a low-frequency reference signal F IN and a high-frequency frequency signal F OUT .
  • the frequency signal F OUT are counted to result in an amount, which is then compared with a predetermined number N. If the amount is equal to N, proceed to step 53 , in which the digital signal D (or the control voltage V C ) is maintained.
  • step 54 in which the digital signal D is changed to adjust the control voltage V C . For example, if the amount is less than the predetermined N, the digital signal D is increased; if the amount is greater than the predetermined N, the digital signal D is decreased.
  • the power generating circuit 11 may generate an anti-power-noise stable voltage V LPF , such that the operation of the frequency generating circuit 12 (particularly the DAC 122 ) may not be liable to power noise.
  • the up transistor circuit 111 and the down transistor circuit 112 with high resistance are made up of transistors, they occupy small circuit area.
  • a large capacitor is required to implement a filtering circuit in the conventional PLL.
  • the composing blocks of the frequency control system 100 of the embodiment consume low power. For an output frequency of 72 mega Hz using 0.18 ⁇ m process, for example, each composing block consumes a current of about 10 ⁇ A and an entire system consumes a current less than 100 ⁇ A.
  • the conventional PLL or DLL using the same process will consume a current of about 1 mA.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Oscillators With Electromechanical Resonators (AREA)

Abstract

A frequency control system includes a power generating circuit and a frequency generating circuit. The power generating circuit includes an up transistor circuit, a down transistor circuit and a capacitor for generating a stable voltage. The frequency generating circuit includes a digital-to-analog converter (DAC), a current source/sink circuit, a voltage-controlled oscillator (VCO) and a digital controller. The DAC receives the stable voltage as a power, the current source/sink circuit receives an analog signal from the DAC, the VCO receives a control voltage from the current source/sink circuit, and the digital controller receives a frequency signal from the VCO and a reference signal, according to which a digital signal is generated and fed to the DAC.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The entire contents of Taiwan Patent Application No. 104108852, filed on Mar. 19, 2015, from which this application claims priority, are incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention generally relates to a frequency control system, and more particularly to a small-area, low-power and anti-power-noise frequency control system.
  • 2. Description of Related Art
  • A phase-locked loop (PLL) is commonly used in electronic devices such as communication devices or computers to detect frequency or phase, or to perform frequency multiplication. A delay-locked loop (DLL), being similar to the PLL, utilizes a delay line instead of a voltage-controlled oscillator, and may be adopted to reduce clock skew in digital circuits.
  • A large capacitor is required to implement a filtering circuit in the conventional PLL, and thus occupies large circuit area. Moreover, the conventional PLL or DLL consumes large current and thus cannot be adapted to mobile or hand-held electronic devices. Further, the conventional PLL or DLL is liable to power noise, and therefore suffers low output accuracy.
  • A need has thus arisen to propose a novel frequency control system to overcome disadvantages of conventional systems, and may be adapted to mobile or hand-held electronic devices having limited resources or being liable to noise.
    • SUMMARY OF THE INVENTION
  • In view of the foregoing, it is an object of the embodiment of the present invention to provide a frequency control system to reduce the effect of power noise, to decrease circuit area and/or to cut down power consumption.
  • According to one embodiment, a frequency control system includes a power generating circuit and a frequency generating circuit. The power generating circuit includes an up transistor circuit, a down transistor circuit and a capacitor, the up transistor circuit and the down transistor circuit being connected in series and having a node situated therebetween, the capacitor being electrically coupled between the node and ground, a stable voltage being generated at the node. The frequency generating circuit includes a digital-to-analog converter (DAC), a current source/sink circuit, a voltage-controlled oscillator (VCO) and a digital controller. The DAC receives the stable voltage as a power, and outputs an analog signal; the current source/sink circuit receives the analog signal and outputs a control voltage; the VCO receives the control voltage and according generates a frequency signal; and the digital controller receives the frequency signal and a reference signal, according to which a digital signal is generated and fed to an input end of the DAC.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a block diagram illustrating a frequency control system according to one embodiment of the present invention;
  • FIG. 2A to FIG. 2C show circuit diagrams exemplifying the up transistor circuit and the down transistor circuit of FIG. 1;
  • FIG. 3 shows an equivalent circuit diagram of the power generating circuit of FIG. 1;
  • FIG. 4 shows a circuit diagram illustrating the voltage-controlled oscillator of FIG. 1;
  • FIG. 5A shows a flow diagram of the digital controller of FIG. 1; and
  • FIG. 5B shows a timing diagram exemplifying a reference signal and a frequency signal.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 shows a block diagram illustrating a frequency control system 100 according to one embodiment of the present invention. In the embodiment, the frequency control system 100 includes a power generating circuit 11 and a frequency generating circuit 12. Specifically, the power generating circuit 11 generates a stable voltage VLPF, which is provided as a power to a portion of the frequency generating circuit 12. The frequency generating circuit 12, also called frequency multiplication circuit, is used to generate a frequency signal FOUT.
  • The power generating circuit 11 of the embodiment may include an up transistor circuit 111 and a down transistor circuit 112, which are connected in series and electrically coupled between an original power VDD and ground. A node P is situated between the up transistor circuit 111 and the down transistor circuit 112. The up transistor circuit 111 and the down transistor circuit 112 constitute a voltage divider, which provides the table voltage VLPF at the node P. The up transistor circuit 111 may include at least one transistor such as a P-type metal-oxide-semiconductor (MOS) transistor, and the down transistor circuit 112 may include at least one transistor such as an N-type MOS transistor. The power generating circuit 11 may further include a capacitor CLPF, which is electrically coupled between the node P and ground.
  • In the embodiment, the transistors of the up transistor circuit 111 and the down transistor circuit 112 may be diode-connected, or may operate in a cut-off or sub-threshold region. In the specification, diode-connected means connecting a drain and a gate of the transistor. Operating in a cut-off region or sub-threshold region means connecting a source and a gate of the transistor. FIG. 2A shows a circuit diagram exemplifying the up transistor circuit 111 and the down transistor circuit 112 of FIG. 1. In this example, the up transistor circuit 111 and the down transistor circuit 112 each includes a diode-connected transistor. FIG. 2B shows another circuit diagram exemplifying the up transistor circuit 111 and the down transistor circuit 112 of FIG. 1. In this example, the up transistor circuit 111 and the down transistor circuit 112 each includes a transistor that operates in a cut-off region. FIG. 2C shows a further circuit diagram exemplifying the up transistor circuit 111 and the down transistor circuit 112 of FIG. 1. In this example, the up transistor circuit 111 includes two diode-connected transistors that are connected in series, and the down transistor circuit 112 includes a transistor operating in a cut-off region and a diode-connected transistor, which are connected in series.
  • FIG. 3 shows an equivalent circuit diagram of the power generating circuit 11. The diode-connected transistor or the transistor operating in a cut-off region or sub-threshold region of the up transistor circuit 111 may be equivalent to an up equivalent resistor RU with large resistance (e.g., millions to trillions ohms). Similarly, the down transistor circuit 112 may be equivalent to a down equivalent resistor RD with large resistance. The up equivalent resistor RU and the down equivalent resistor RD constitute a low-pass filter (LPF), which filters out noise of the original power VDD, therefore generating the stable voltage VLPF with reduced noise or even without noise.
  • In general, the original power VDD may possess noise spanning from high frequency to low frequency. Accordingly, it is preferred in the embodiment to select a substantially low cut-off frequency fC. According to the relationship of fC=1/(2πRC), the resistance R of the up equivalent resistor RU and the capacitance C of the capacitor CLPF should be large. As a capacitor in an integrated circuit occupies a substantial area, the capacitance of the capacitor should not be large. As mentioned above, the up equivalent resistor RU of the embodiment has large resistance; a low cut-off frequency fC can thus be obtained with low capacitance of the capacitor CLPF.
  • As discussed above, the up equivalent resistor RU of the embodiment is made up of transistor(s), which occupy a small circuit area. By the contrary, a resistor, for example, a poly resistor, using 0.18 μm complementary metal-oxide-semiconductor (CMOS) process, occupies 100000 μm2. For the same process, a transistor that is diode-connected or operates in a cut-off region or sub-threshold region with width of 0.3 μm and length of 10 μm may result in tens of millions ohms.
  • Referring to FIG. 1, the frequency generating circuit 12 may include a first unity-gain buffer 121, also called voltage follower, which receives the stable voltage VLPF generated from the power generating circuit 11, and feeds the stable voltage VLPF as a power to a digital-to-analog converter (DAC) 122. In the embodiment, the first unity-gain buffer 121 may include an operational amplifier (OP) having an output end connected to an inverting input end, and a non-inverting input end receiving the stable voltage VLPF. The operational amplifier may use the original power VDD as a power. In another embodiment, the stable voltage VLPF generated from the power generating circuit 11 is directly provided as a power to the DAC 122 without using the first unity-gain buffer 121.
  • The frequency generating circuit 12 may further include a current source/sink circuit 123, which receives an analog signal A outputted from the DAC 122, and outputs a control voltage VC to control a voltage-controlled oscillator (VCO) 124. In the embodiment, the current source/sink circuit 123 may include a second unity-gain buffer, which may compose a structure the same as the first unity-gain buffer 121, details of which are thus omitted for brevity.
  • The VCO 124 receives the control voltage VC outputted from the current source/sink circuit 123, and accordingly generates the frequency signal FOUT. FIG. 4 shows a circuit diagram illustrating the VCO 124 of FIG. 1. The VCO 124 of the embodiment may include a plurality of (e.g., odd number of) inverters 1241, which are connected in parallel to form a ring oscillator. Each inverter 1241 includes series-connected P-type transistor and N-type transistor, which are electrically coupled between the control voltage VC and ground. The frequency of the frequency signal FOUT may be increased by raising the control voltage VC, and may be decreased by lowering the control voltage VC.
  • The frequency generating circuit 12 may further include a digital controller 125, which receives the frequency signal FOUT (e.g., with high frequency) and a reference signal FIN (e.g., with low frequency), according to which a digital signal D is generated and fed to an input end of the DAC 122, thereby controlling the DAC 122 to increase or decrease the analog signal A (or the control voltage VC). Accordingly, the frequency of the frequency signal FOUT may thus be controlled. In one embodiment, the reference signal FIN may be provided by a crystal oscillator (not shown) or other reference-frequency generators. The digital controller 125 may be powered by the original power VDD.
  • FIG. 5A shows a flow diagram of the digital controller 125 of FIG. 1. First, in step 51, the reference signal FIN and the frequency signal FOUT are inputted. FIG. 5B shows a timing diagram exemplifying a low-frequency reference signal FIN and a high-frequency frequency signal FOUT. Subsequently, in step 52, during a period of the reference signal FIN, the frequency signal FOUT are counted to result in an amount, which is then compared with a predetermined number N. If the amount is equal to N, proceed to step 53, in which the digital signal D (or the control voltage VC) is maintained. If the amount is not equal to N, proceed to step 54, in which the digital signal D is changed to adjust the control voltage VC. For example, if the amount is less than the predetermined N, the digital signal D is increased; if the amount is greater than the predetermined N, the digital signal D is decreased.
  • According to the embodiment discussed above, the power generating circuit 11 may generate an anti-power-noise stable voltage VLPF, such that the operation of the frequency generating circuit 12 (particularly the DAC 122) may not be liable to power noise. Moreover, as the up transistor circuit 111 and the down transistor circuit 112 with high resistance are made up of transistors, they occupy small circuit area. By contrary, a large capacitor is required to implement a filtering circuit in the conventional PLL. Further, the composing blocks of the frequency control system 100 of the embodiment consume low power. For an output frequency of 72 mega Hz using 0.18 μm process, for example, each composing block consumes a current of about 10 μA and an entire system consumes a current less than 100 μA. On the contrary, the conventional PLL or DLL using the same process will consume a current of about 1 mA.
  • Although specific embodiments have been illustrated and described, it will be appreciated by those skilled in the art that various modifications may be made without departing from the scope of the present invention, which is intended to be limited solely by the appended claims.

Claims (26)

What is claimed is:
1. A frequency control system, comprising:
a power generating circuit including an up transistor circuit, a down transistor circuit and a capacitor, the up transistor circuit and the down transistor circuit being connected in series and having a node situated therebetween, the capacitor being electrically coupled between the node and ground, a stable voltage being generated at the node; and
a frequency generating circuit including:
a digital-to-analog converter (DAC) receiving the stable voltage as a power, the DAC outputting an analog signal;
a current source/sink circuit receiving the analog signal and outputting a control voltage;
a voltage-controlled oscillator (VCO) receiving the control voltage and according generating a frequency signal; and
a digital controller receiving the frequency signal and a reference signal, according to which a digital signal is generated and fed to an input end of the DAC.
2. The frequency control system of claim 1, wherein the up transistor circuit comprises at least one transistor, and the down transistor circuit comprises at least one transistor.
3. The frequency control system of claim 2, wherein said at least one transistor of the up transistor circuit or the down transistor circuit is diode-connected or operates at a cut-off region.
4. The frequency control system of claim 1, further comprising a first unity-gain buffer disposed between the stable voltage and the DAC, the first unity-gain buffer receiving the stable voltage, which is outputted to the DAC as the power.
5. The frequency control system of claim 4, wherein the first unity-gain buffer comprises an operational amplifier having an output end connected to an inverting input end, and having a non-inverting input end to receive the stable voltage.
6. The frequency control system of claim 1, wherein the current source/sink circuit comprises a second unity-gain buffer.
7. The frequency control system of claim 6, wherein the second unity-gain buffer comprises an operational amplifier having an output end connected to an inverting input end, and having a non-inverting input end to receive the analog signal.
8. The frequency control system of claim 1, wherein the VCO comprises a ring oscillator.
9. The frequency control system of claim 8, wherein the VCO comprises a plurality of inverters, which are connected in parallel, each inverter being electrically coupled between the control voltage and ground.
10. The frequency control system of claim 9, wherein the VCO comprises odd number of inverters.
11. The frequency control system of claim 1, wherein the digital controller performs the following steps:
inputting the reference signal and the frequency signal;
counting the frequency signal during a period of the reference signal to result in an amount, which is compared with a predetermined number;
maintaining the digital signal if the amount is equal to the predetermined number; and
adjusting the digital signal if the amount is not equal to the predetermined number.
12. The frequency control system of claim 11, wherein the digital signal is increased if the amount is less than the predetermined number; and the digital signal is decreased if the amount is greater than the predetermined number.
13. A power generating circuit, comprising:
an up transistor circuit;
a down transistor circuit, the up transistor circuit and the down transistor circuit being connected in series and having a node situated therebetween; and
a capacitor being electrically coupled between the node and ground, a stable voltage being generated at the node
14. The power generating circuit of claim 13, wherein the stable voltage is fed to a digital-to-analog converter (DAC) as a power.
15. The power generating circuit of claim 13, wherein the up transistor circuit comprises at least one transistor, and the down transistor circuit comprises at least one transistor.
16. The power generating circuit of claim 15, wherein said at least one transistor of the up transistor circuit or the down transistor circuit is diode-connected or operates at a cut-off region.
17. A frequency generating circuit, comprising:
a digital-to-analog converter (DAC) receiving a stable voltage as a power, the DAC outputting an analog signal;
a current source/sink circuit receiving the analog signal and outputting a control voltage;
a voltage-controlled oscillator (VCO) receiving the control voltage and according generating a frequency signal; and
a digital controller receiving the frequency signal and a reference signal, according to which a digital signal is generated and fed to an input end of the DAC
18. The frequency generating circuit of claim 17, further comprising a first unity-gain buffer disposed between the stable voltage and the DAC, the first unity-gain buffer receiving the stable voltage, which is outputted to the DAC as the power.
19. The frequency generating circuit of claim 18, wherein the first unity-gain buffer comprises an operational amplifier having an output end connected to an inverting input end, and having a non-inverting input end to receive the stable voltage.
20. The frequency generating circuit of claim 17, wherein the current source/sink circuit comprises a second unity-gain buffer.
21. The frequency generating circuit of claim 20, wherein the second unity-gain buffer comprises an operational amplifier having an output end connected to an inverting input end, and having a non-inverting input end to receive the analog signal.
22. The frequency generating circuit of claim 17, wherein the VCO comprises a ring oscillator.
23. The frequency generating circuit of claim 22, wherein the VCO comprises a plurality of inverters, which are connected in parallel, each inverter being electrically coupled between the control voltage and ground.
24. The frequency generating circuit of claim 23, wherein the VCO comprises odd number of inverters.
25. The frequency generating circuit of claim 17, wherein the digital controller performs the following steps:
inputting the reference signal and the frequency signal;
counting the frequency signal during a period of the reference signal to result in an amount, which is compared with a predetermined number;
maintaining the digital signal if the amount is equal to the predetermined number; and
adjusting the digital signal if the amount is not equal to the predetermined number.
26. The frequency generating circuit of claim 25, wherein the digital signal is increased if the amount is less than the predetermined number; and the digital signal is decreased if the amount is greater than the predetermined number.
US14/822,042 2015-03-19 2015-08-10 Power generating circuit, frequency generating circuit and frequency control system Active US9432027B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW104108852A TWI565244B (en) 2015-03-19 2015-03-19 Power generating circuit, frequency generating circuit and frequency control system
TW104108852A 2015-03-19
TW104108852 2015-03-19

Publications (2)

Publication Number Publication Date
US9432027B1 US9432027B1 (en) 2016-08-30
US20160277032A1 true US20160277032A1 (en) 2016-09-22

Family

ID=56739992

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/822,042 Active US9432027B1 (en) 2015-03-19 2015-08-10 Power generating circuit, frequency generating circuit and frequency control system

Country Status (3)

Country Link
US (1) US9432027B1 (en)
CN (1) CN106160734A (en)
TW (1) TWI565244B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11569838B2 (en) 2020-04-09 2023-01-31 Analog Devices International Unlimited Company High efficiency current source/sink DAC

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59218042A (en) * 1983-05-26 1984-12-08 Toshiba Corp Semiconductor integrated circuit
US5684481A (en) * 1994-03-18 1997-11-04 Analog Devices Rail-to-rail DAC drive circuit
JPH11103015A (en) * 1997-09-26 1999-04-13 Sanyo Electric Co Ltd Semiconductor device
JP4046752B2 (en) * 2006-05-09 2008-02-13 シャープ株式会社 POWER CIRCUIT DEVICE AND ELECTRONIC DEVICE HAVING THE POWER CIRCUIT DEVICE
US8334725B2 (en) * 2007-04-11 2012-12-18 Mediatek Inc. Circuit and method for controlling mixed mode controlled oscillator and CDR circuit using the same
JP2009005288A (en) * 2007-06-25 2009-01-08 Sanyo Electric Co Ltd Clock generating circuit
US7777577B2 (en) * 2007-09-28 2010-08-17 Texas Instruments Incorporated Dual path phase locked loop (PLL) with digitally programmable damping
TWI344754B (en) * 2008-03-28 2011-07-01 Faraday Tech Corp Tuning circuit, integrated circuit applying the same, and signal filtering method
JP5247513B2 (en) * 2009-02-12 2013-07-24 株式会社沖データ Power supply device and image forming apparatus
JP5760697B2 (en) * 2010-10-27 2015-08-12 日本電波工業株式会社 Signal level adjusting device and high frequency equipment
JP5665571B2 (en) * 2011-01-28 2015-02-04 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit and operation method thereof
US8362848B2 (en) * 2011-04-07 2013-01-29 Qualcomm Incorporated Supply-regulated VCO architecture
US8878614B2 (en) * 2012-02-28 2014-11-04 Megachips Corporation Phase-locked loop
EP2796945A1 (en) * 2013-04-24 2014-10-29 Asahi Kasei Microdevices Corporation Time-to-digital conversion with analog dithering
US9595955B2 (en) * 2014-08-08 2017-03-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including power storage elements and switches

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11569838B2 (en) 2020-04-09 2023-01-31 Analog Devices International Unlimited Company High efficiency current source/sink DAC

Also Published As

Publication number Publication date
TW201635716A (en) 2016-10-01
CN106160734A (en) 2016-11-23
TWI565244B (en) 2017-01-01
US9432027B1 (en) 2016-08-30

Similar Documents

Publication Publication Date Title
US7592877B2 (en) Variable frequency oscillator and communication circuit with it
JP5448870B2 (en) PLL circuit
US10623008B2 (en) Reconfigurable fractional-N frequency generation for a phase-locked loop
US20050258910A1 (en) Voltage controlled oscillator
TWI684327B (en) Device and method for adjusting duty cycle in clock signals
JP5876368B2 (en) Phase-locked loop circuit having a voltage controlled oscillator with improved bandwidth
US7154352B2 (en) Clock generator and related biasing circuit
JP2010252094A (en) Pll circuit
CN108270542A (en) Frequency band selection clock data recovery circuit and associated method
US11165433B2 (en) Charge pump, PLL circuit, and oscillator
US20080309414A1 (en) Voltage controlled oscillator and phase locked loop circuit incorporating the same
JP5515379B2 (en) Phase synchronization circuit
JP2018509795A (en) Self-biased charge pump
US7317345B2 (en) Anti-gate leakage programmable capacitor
US9432027B1 (en) Power generating circuit, frequency generating circuit and frequency control system
US20170194974A1 (en) Self-biased oscillator
US7642867B2 (en) Simple technique for reduction of gain in a voltage controlled oscillator
US9793805B2 (en) Charge pump current adjustment
JP6315970B2 (en) Delay locked loop circuit
US8598958B1 (en) Temperature and/or voltage independent voltage controlled oscillator with programmable gain and/or output frequency range
US9300277B2 (en) Apparatus for reducing periodic jitter in a ring oscillator
KR100604983B1 (en) Capacitance multiplier for a pll loop filter
TWI637601B (en) Band selected clock data recovery circuit and associated method
US8610478B1 (en) Differential delay cell with low power, low jitter, and small area
JP2020077960A (en) PLL synthesizer circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: EGALAX_EMPIA TECHNOLOGY INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIN, PO-CHUAN;REEL/FRAME:036289/0639

Effective date: 20150805

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8