US20160181440A1 - Field effect transistor with self-adjusting threshold voltage - Google Patents
Field effect transistor with self-adjusting threshold voltage Download PDFInfo
- Publication number
- US20160181440A1 US20160181440A1 US15/041,619 US201615041619A US2016181440A1 US 20160181440 A1 US20160181440 A1 US 20160181440A1 US 201615041619 A US201615041619 A US 201615041619A US 2016181440 A1 US2016181440 A1 US 2016181440A1
- Authority
- US
- United States
- Prior art keywords
- threshold voltage
- gate
- adjusting threshold
- self
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005669 field effect Effects 0.000 title abstract description 3
- 238000000034 method Methods 0.000 claims abstract description 44
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 239000010410 layer Substances 0.000 claims description 164
- 239000000463 material Substances 0.000 claims description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 238000000151 deposition Methods 0.000 claims description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 8
- 239000003989 dielectric material Substances 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 230000000873 masking effect Effects 0.000 claims description 5
- 239000011229 interlayer Substances 0.000 claims description 3
- 229910052681 coesite Inorganic materials 0.000 claims 1
- 229910052906 cristobalite Inorganic materials 0.000 claims 1
- 229910052682 stishovite Inorganic materials 0.000 claims 1
- 229910052905 tridymite Inorganic materials 0.000 claims 1
- 230000008569 process Effects 0.000 description 7
- 125000006850 spacer group Chemical group 0.000 description 7
- 230000000694 effects Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H01L21/28282—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/516—Insulating materials associated therewith with at least one ferroelectric layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66553—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using inside spacers, permanent or not
Definitions
- the present disclosure relates to field effect transistors (FETs).
- FETs field effect transistors
- the present disclosure is particularly applicable to forming laterally diffused metal oxide semiconductor (LDMOS) FETs with improved ON/OFF current ratios and short charging times.
- LDMOS laterally diffused metal oxide semiconductor
- Dynamic threshold voltage control improves the ON/OFF current ratio for a FET such that the threshold voltage can be low when the FET is on to provide a high current, and the threshold voltage can be high when the device is off to prevent leakage.
- Such dynamic threshold voltage control has been previously achieved through the use of body-bias.
- the various body-bias techniques incur additional costs such as for an additional power supply and a body bias control circuit, for a body contact for each FET, for additional wiring, a circuit for threshold voltage control, and three-dimensional (3-D) structures, or for introduction of ferroelectric materials to the CMOS platform. Recent attempts related to charge-trapping have further improved the ON/OFF current ratio.
- An aspect of the present disclosure is an efficient method for fabricating self-adjusting threshold voltage FETs.
- Another aspect of the present disclosure is a FET with self-adjusting threshold voltage.
- some technical effects may be achieved in part by a method including: forming a gate oxide layer above a channel region in a substrate; forming a partial self-adjusting threshold voltage layer above a drain-side end of the gate oxide layer; and forming a gate above the partial self-adjusting threshold voltage layer and the gate oxide layer.
- An aspect of the present disclosure includes forming the partial self-adjusting threshold voltage layer above a source-side end and the drain-side end of the gate oxide layer.
- Other aspects of the present disclosure include forming the partial self-adjusting threshold voltage layer by: forming a self-adjusting threshold voltage layer above the gate oxide layer; and removing at least a middle portion of the self-adjusting threshold voltage layer.
- Another aspect includes masking the self-adjusting threshold voltage layer with a hardmask, exposing the middle portion of the self-adjusting threshold voltage layer, prior to removing the middle portion of the self-adjusting threshold voltage layer.
- Additional aspects include forming a dummy gate on the self-adjusting threshold voltage layer; forming an inter-layer dielectric (ILD) surrounding the gate oxide layer, the self-adjusting threshold voltage layer, and the dummy gate; removing the dummy gate, forming a cavity; and depositing a gate material on side surfaces of the cavity, leaving exposed the middle portion of the self-adjusting threshold voltage layer, prior to removing the middle portion of the self-adjusting threshold voltage layer.
- Further aspects include forming the partial self-adjusting threshold voltage layer by: forming a dummy gate on the gate oxide layer; forming ILD surrounding the gate oxide layer and the dummy gate; removing the dummy gate, forming a cavity; and depositing a self-adjusting threshold voltage material on side surfaces of the cavity.
- Another aspect of the present disclosure is a device including: a source and a drain at opposite ends of a channel region within a substrate; a gate oxide layer on the substrate above the channel region; a partial self-adjusting threshold voltage layer above a drain-side end of the gate oxide layer; and a gate above the partial self-adjusting threshold voltage layer and the gate oxide layer.
- An aspect of the device includes the partial self-adjusting threshold voltage layer being above a source-side end and the drain-side end of the gate oxide layer.
- An additional aspect includes the partial self-adjusting threshold voltage layer formed to a thickness of 1 to 10 nanometer (nm) and a width of 5 to 20 percent (%) a width of the gate oxide layer.
- Another aspect includes the partial self-adjusting threshold voltage layer formed of at least one of a dielectric material and a ferroelectric material.
- Yet another aspect includes the partial self-adjusting threshold voltage layer being formed of silicon nitride (SiN).
- Another aspect includes ILD surrounding the gate oxide layer, the partial self-adjusting threshold voltage layer, and the gate, wherein the partial self-adjusting threshold voltage layer is formed as spacers between the ILD and the gate.
- a method including: forming a gate oxide layer above a channel region in a substrate; forming a gate above the gate oxide layer; forming ILD surrounding the gate oxide layer and the gate; removing a portion of the gate exposing a portion of the gate oxide layer and forming a cavity between the ILD, the gate oxide layer, and remaining gate; forming a partial self-adjusting threshold voltage layer above the exposed portion of the gate oxide layer; and forming a field plate in a remainder of the cavity.
- An additional aspect includes conformally depositing the partial self-adjusting threshold voltage layer on side and bottom surfaces of the cavity. Yet another aspect includes forming the partial self-adjusting threshold voltage layer to a thickness of 1 to 10 nm. Another aspect includes removing 10 to 30% horizontally of the gate down to the gate oxide layer, forming the cavity.
- Another aspect of the present disclosure is a device including: a substrate; a channel region within the substrate; a gate oxide layer above the channel region; a gate above a first portion of the gate oxide layer, leaving exposed a second portion of the gate oxide layer; a partial self-adjusting threshold voltage layer above the second portion of the gate oxide layer; a field plate above the partial self-adjusting threshold voltage layer; and ILD surrounding the gate oxide layer, the gate, the partial self-adjusting threshold voltage layer, and the field plate.
- An additional aspect of the device includes the partial self-adjusting threshold voltage layer conformally lining a cavity formed between the gate, the gate oxide layer, and the ILD. Yet another aspect includes the partial self-adjusting threshold voltage layer formed to a thickness of 1 to 10 nm. Yet another aspect includes the partial self-adjusting threshold voltage layer over 10 to 30% of a surface of the gate and the partial self-adjusting threshold voltage layer.
- FIGS. 1 through 5B schematically illustrate a method for forming self-adjusting threshold voltage FET structures, in accordance with exemplary embodiments.
- FIGS. 6 through 8 schematically illustrate a method for forming an alternative self-adjusting threshold voltage FET structure, in accordance with an exemplary embodiment
- FIGS. 9 through 13 illustrate a method for forming another alternative self-adjusting threshold voltage FET structure, in accordance with an exemplary embodiment
- FIGS. 14 through 18 illustrate a method for forming another alternative self-adjusting threshold voltage FET structure, in accordance an exemplary embodiment
- FIGS. 19 through 23 illustrate a method for forming yet another alternative self-adjusting threshold voltage FET structure, in accordance with an exemplary embodiment.
- FETs are formed with a partial self-adjusting threshold voltage layer.
- Methodology in accordance with embodiments of the present disclosure includes forming a gate oxide layer above a channel region in a substrate. Next, a partial self-adjusting threshold voltage layer is formed above a drain-side end of the gate oxide layer. Subsequently, a gate is formed above the partial self-adjusting threshold voltage layer and the gate oxide layer.
- Methodology in accordance with other embodiments of the present disclosure includes forming a gate oxide layer above a channel region in a substrate. Then, a gate is formed above the gate oxide layer. Next, ILD is formed surrounding the gate oxide layer and the gate. After forming the ILD, a portion of the gate is removed exposing a portion of the gate oxide layer and forming a cavity between the ILD, the gate oxide layer, and the remaining gate. Then, a partial self-adjusting threshold voltage layer is formed above the exposed portion of the gate oxide layer. Afterwards, a field plate is formed in the remainder of the cavity.
- a method for forming a FET with a partial self-adjusting threshold voltage layer begins with a substrate 101 , for example a p-type silicon substrate. At least partially buried within the substrate are two shallow trench isolation (STI) regions 103 a and 103 b (collectively referred to as STI regions 103 ). Between the STI regions 103 is an n drift region 105 , e.g. an epitaxially formed n-well. Within the drift region 105 may be a p doped buried body 113 .
- STI shallow trench isolation
- a dummy gate stack including a gate oxide layer 107 , a self-adjusting threshold voltage layer 109 , and a dummy gate 111 .
- the gate oxide layer may be formed of any type of gate oxide material, such as silicon dioxide (SiO 2 ), and may be formed to a thickness of 25 to 100 nm.
- the self-adjusting threshold voltage layer 109 may be formed of a gate dielectric material, such as SiN, and/or a ferroelectric material, and may be formed to a thickness of 1 to 10 nm.
- lightly doped drain regions (not shown for illustrative convenience) may optionally be formed.
- a drain region 119 and a source region 117 may be formed. According to the structure illustrated in FIG. 1 , no pre-doping is required.
- ILD 201 is formed over the substrate 101 , the STI regions 103 and the dummy gate 111 .
- the ILD 201 may be formed of any ILD material, such as SiO 2 .
- CMP chemical mechanical polishing
- the dummy gate 111 is subsequently removed to form a cavity 301 and expose the self-adjusting threshold voltage layer 109 .
- the dummy gate 111 may be removed by any process that does not affect the self-adjusting threshold voltage layer 109 .
- at least a middle portion of the self-adjusting threshold voltage layer 109 is removed, as illustrated in FIG. 4 .
- the self-adjusting threshold voltage layer 109 may be masked with a hardmask (not shown for illustrative convenience) that exposes the middle portion of the layer 109 for subsequent removal, such as by etching. Removing at least the middle portion of the self-adjusting threshold voltage layer 109 forms a partial self-adjusting threshold voltage layer 401 .
- the partial self-adjusting threshold voltage layer 401 may include segments 401 a and 401 b that may be near the source region 117 and the drain region 119 , respectively. Each of the segments 401 a and 401 b may be 5 to 20% the total width of the cavity 301 .
- the cavity 301 is filled with a gate material to form a gate 501 .
- the gate material may be poly-silicon (poly-Si) or metal.
- CMP may be used to make the top surface of the gate 501 co-planar with the ILD 201 .
- FIG. 5B illustrates an alternative structure in which a middle portion and the portion of the self-adjusting threshold voltage layer 109 near the source region 117 may be removed, forming the partial self-adjusting threshold voltage layer 401 with only the segment 401 b associated with the drain region 119 .
- a hardmask may cover only the portion of the self-adjusting threshold voltage layer 109 that corresponds with the segment 401 b to form the partial self-adjusting threshold voltage layer 401 .
- the processes associated with forming the structures illustrated in FIGS. 5A and 5B are compatible with current gate-last complementary metal-oxide-semiconductor (CMOS) processes with one extra masking step for partial self-adjusting threshold voltage layer removal.
- CMOS complementary metal-oxide-semiconductor
- a method for forming a FET with a partial self-adjusting threshold voltage layer begins substantially as discussed above, through formation of the structure illustrated in FIG. 3 .
- spacers 601 a and 601 b may be formed on side surfaces of the cavity 301 against the ILD 201 and above the self-adjusting threshold voltage layer 109 .
- the spacers 601 may be formed of a gate material, such as poly-Si or metal.
- the spacers 601 may be used in place of a hardmask for removing at least the middle portion of the self-adjusting threshold voltage layer 109 , by leaving exposed the middle portion.
- the middle portion of the self-adjusting threshold voltage layer 109 is removed, forming the partial self-adjusting threshold voltage layer 401 .
- the partial self-adjusting threshold voltage layer 401 may include the segments 401 a and 401 b that may be near the source region 117 and drain region 119 , respectively.
- the remaining cavity 301 is filled with a gate material to form the gate 801 .
- the gate material is the same gate material as that used for forming the spacers 601 , such as poly-silicon or metal.
- CMP may be used to make the top surface of the gate 801 co-planar with the ILD 201 .
- additional back-end-of-the-line (BEOL) process steps may be performed.
- a method for forming a FET with a partial self-adjusting threshold voltage layer begins with the substrate 101 , the STI regions 103 and the gate oxide layer 107 , as discussed with respect to FIG. 1 .
- the dummy gate 111 is formed directly on the gate oxide layer 107 .
- the gate oxide layer 107 may be formed of any type of gate oxide material, such as SiO 2 , and may be formed to a thickness of 25 to 100 nm.
- the drain region 119 , the source region 117 , and the p + region 115 may be formed, as described above.
- ILD 201 is formed over the substrate 101 , the STI regions 103 and the dummy gate 111 , as illustrated in FIG. 10 .
- the ILD 201 may be formed of any ILD material.
- CMP may be used to expose the dummy gate 111 and to form a top surface of the ILD 201 co-planar with the dummy gate 111 .
- the dummy gate 111 is subsequently removed to form a cavity 1101 and expose the gate oxide layer 107 .
- a gate dielectric material e.g., SiN
- a ferroelectric material may be deposited at the bottom corners of the cavity 1101 (against ILD 201 and gate oxide layer 107 ), as illustrated in FIG. 12 .
- Depositing the gate dielectric and/or ferroelectric material forms a partial self-adjusting threshold voltage layer 1201 .
- the partial self-adjusting threshold voltage layer 1201 includes segment portions 1201 a and 1201 b. However, as discussed above, the partial self-adjusting threshold voltage layer 1201 may be formed with just the segment 1201 b associated with the drain region 119 .
- the remaining cavity 1101 is filled with a gate material (e.g., poly-Si or metal) to form the gate 1301 .
- a gate material e.g., poly-Si or metal
- CMP may be used to make the top surface of the gate 1301 co-planar with the ILD 201 .
- process steps are eliminated, as compared to the processes illustrated in FIGS. 1 through 9 , such as the masking step and the partial removal of the self-adjusting threshold voltage layer 109 .
- a method for forming a FET with a partial self-adjusting threshold voltage layer begins with the substrate 101 , the STI regions 103 , and a gate oxide layer 107 as discussed with respect to FIG. 1 .
- the gate oxide layer 107 may be formed of any type of gate oxide material, such as SiO 2 , and may be formed to a thickness of 25 to 100 nm.
- a gate 1401 Directly above the gate oxide layer 107 is a gate 1401 .
- the gate 1401 can be made from any gate material, such as poly-Si or metal. After forming the gate 1401 , a drain region 119 , a source region 117 , and p + region 115 may be formed.
- ILD 201 is formed over the substrate 101 , the STI regions 103 and the gate 1401 .
- the ILD 201 may be formed of any ILD material.
- CMP may be used to expose the gate 1401 and to form a top surface of the ILD 201 co-planar with the gate 1401 .
- a portion of the gate 1401 is removed down to gate oxide layer 107 , forming a cavity 1601 and exposing a portion of the gate oxide layer 107 .
- the portion of the gate 1401 that is removed may be on the drain side of the gate 1401 .
- the cavity 1601 may be 10 to 30% of the width of the gate 1401 .
- a partial self-adjusting threshold voltage layer 1701 is conformally formed to line the cavity 1601 , as illustrated in FIG. 17 .
- the partial self-adjusting threshold voltage layer 1701 may be formed of a dielectric material (e.g., SiN) and/or a ferroelectric material and may be formed to a thickness of 1 to 10 nm.
- a field plate 1801 is formed in the remaining cavity 1601 , as illustrated in FIG. 18 .
- the field plate 1801 may be formed of poly-Si or a metal electrode.
- CMP may be used to make the top surfaces of the field plate 1801 and the ILD 201 co-planar.
- a method for forming a FET with a partial self-adjusting threshold voltage layer begins substantially the same as FIGS. 14 through 16 , described above. Then a partial self-adjusting threshold voltage layer 1901 is formed in cavity 1601 on the gate oxide layer 107 .
- the partial self-adjusting threshold voltage layer 1901 may be formed of a dielectric material (e.g., SiN) and/or a ferroelectric material and may be formed to a thickness of 1 to 10 nm.
- a field plate 2001 is formed in the remaining cavity 1601 , as illustrated in FIG. 20 .
- the field plate 2001 may be formed of poly-Si or metal electrode. CMP may be used to make the top surfaces of the field plate 2001 and the ILD 201 co-planar.
- a cavity 2101 is formed adjacent the field plate 2001 .
- a gate oxide 2201 may then be conformally deposited in cavity 2101 , as illustrated in FIG. 22 .
- the remainder of cavity 2101 may then be filled with a gate material to form gate 2301 , as illustrated in FIG. 23 .
- CMP and BEOL processes may follow.
- the embodiments of the present disclosure achieve several technical effects, including FETs with lower equivalent oxide thicknesses (EOT) by having the partial self-adjusting threshold voltage function at source/drain edges and by maintaining the threshold voltage high and low at OFF and ON states, respectively, while reducing charging times.
- EOT equivalent oxide thicknesses
- the partial self-adjusting threshold voltage layer serves as a typical field-plate at high voltage, which provides for better resistance when the FET is at saturation (R dson ) versus the breakdown voltage while keeping parasitic capacitance between the gate and the source/drain (Miller capacitance) low.
- the partial self-adjusting threshold voltage layer makes the R dson lower and hence, there is a larger optimization room for R dson versus the breakdown voltage as compared to previous FETs.
- Embodiments of the present disclosure enjoy utility in various industrial applications as, for example, microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure therefore enjoys industrial applicability in any of various types of highly integrated semiconductor devices, particularly for 22 nm technology nodes and beyond.
Abstract
Methods for forming field effect transistors (FETs) with improved ON/OFF current ratios in addition to short charging times and the resulting devices are disclosed. Embodiments include forming a gate oxide layer above a channel region in a substrate, forming a partial self-adjusting threshold voltage layer above a drain-side end of the gate oxide layer, and forming a gate above the partial self-adjusting threshold voltage layer and the gate oxide layer.
Description
- The present application is a Divisional application of application Ser. No. 13/774,731, filed on Feb. 22, 2013, which is incorporated herein by reference in its entirety.
- The present disclosure relates to field effect transistors (FETs). The present disclosure is particularly applicable to forming laterally diffused metal oxide semiconductor (LDMOS) FETs with improved ON/OFF current ratios and short charging times.
- Dynamic threshold voltage control improves the ON/OFF current ratio for a FET such that the threshold voltage can be low when the FET is on to provide a high current, and the threshold voltage can be high when the device is off to prevent leakage. Such dynamic threshold voltage control has been previously achieved through the use of body-bias. However, the various body-bias techniques incur additional costs such as for an additional power supply and a body bias control circuit, for a body contact for each FET, for additional wiring, a circuit for threshold voltage control, and three-dimensional (3-D) structures, or for introduction of ferroelectric materials to the CMOS platform. Recent attempts related to charge-trapping have further improved the ON/OFF current ratio. The additional improvements have led to an ON/OFF current ratio such that in an off state, a high threshold voltage gives a low current off and in an on state, a low threshold voltage give a high current on. In the case of FETs used in static random-access memory (SRAM), minimum voltages may be increased by 170 millivolts (mV) and active power (e.g., Cload (capacitance load)*Vdd 2 (e.g., low supply voltage)) and standby power (e.g., Ioff (current off)*Vdd/frequency) may be reduced. However, such improvements in the ON/OFF current ratio have resulted in charging times of microseconds, which lead to a low switching speed. Thus, resulting devices are only useful for power switches and field-programmable gate array switches.
- A need therefore exists for methodology enabling formation of high performance FETs with short charging times and improved ON/OFF current ratios, and the resulting devices.
- An aspect of the present disclosure is an efficient method for fabricating self-adjusting threshold voltage FETs.
- Another aspect of the present disclosure is a FET with self-adjusting threshold voltage.
- Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.
- According to the present disclosure, some technical effects may be achieved in part by a method including: forming a gate oxide layer above a channel region in a substrate; forming a partial self-adjusting threshold voltage layer above a drain-side end of the gate oxide layer; and forming a gate above the partial self-adjusting threshold voltage layer and the gate oxide layer.
- An aspect of the present disclosure includes forming the partial self-adjusting threshold voltage layer above a source-side end and the drain-side end of the gate oxide layer. Other aspects of the present disclosure include forming the partial self-adjusting threshold voltage layer by: forming a self-adjusting threshold voltage layer above the gate oxide layer; and removing at least a middle portion of the self-adjusting threshold voltage layer. Another aspect includes masking the self-adjusting threshold voltage layer with a hardmask, exposing the middle portion of the self-adjusting threshold voltage layer, prior to removing the middle portion of the self-adjusting threshold voltage layer. Additional aspects include forming a dummy gate on the self-adjusting threshold voltage layer; forming an inter-layer dielectric (ILD) surrounding the gate oxide layer, the self-adjusting threshold voltage layer, and the dummy gate; removing the dummy gate, forming a cavity; and depositing a gate material on side surfaces of the cavity, leaving exposed the middle portion of the self-adjusting threshold voltage layer, prior to removing the middle portion of the self-adjusting threshold voltage layer. Further aspects include forming the partial self-adjusting threshold voltage layer by: forming a dummy gate on the gate oxide layer; forming ILD surrounding the gate oxide layer and the dummy gate; removing the dummy gate, forming a cavity; and depositing a self-adjusting threshold voltage material on side surfaces of the cavity.
- Another aspect of the present disclosure is a device including: a source and a drain at opposite ends of a channel region within a substrate; a gate oxide layer on the substrate above the channel region; a partial self-adjusting threshold voltage layer above a drain-side end of the gate oxide layer; and a gate above the partial self-adjusting threshold voltage layer and the gate oxide layer.
- An aspect of the device includes the partial self-adjusting threshold voltage layer being above a source-side end and the drain-side end of the gate oxide layer. An additional aspect includes the partial self-adjusting threshold voltage layer formed to a thickness of 1 to 10 nanometer (nm) and a width of 5 to 20 percent (%) a width of the gate oxide layer. Another aspect includes the partial self-adjusting threshold voltage layer formed of at least one of a dielectric material and a ferroelectric material. Yet another aspect includes the partial self-adjusting threshold voltage layer being formed of silicon nitride (SiN). Another aspect includes ILD surrounding the gate oxide layer, the partial self-adjusting threshold voltage layer, and the gate, wherein the partial self-adjusting threshold voltage layer is formed as spacers between the ILD and the gate.
- According to the present disclosure, additional technical effects may be achieved in part by a method including: forming a gate oxide layer above a channel region in a substrate; forming a gate above the gate oxide layer; forming ILD surrounding the gate oxide layer and the gate; removing a portion of the gate exposing a portion of the gate oxide layer and forming a cavity between the ILD, the gate oxide layer, and remaining gate; forming a partial self-adjusting threshold voltage layer above the exposed portion of the gate oxide layer; and forming a field plate in a remainder of the cavity.
- An additional aspect includes conformally depositing the partial self-adjusting threshold voltage layer on side and bottom surfaces of the cavity. Yet another aspect includes forming the partial self-adjusting threshold voltage layer to a thickness of 1 to 10 nm. Another aspect includes removing 10 to 30% horizontally of the gate down to the gate oxide layer, forming the cavity.
- Another aspect of the present disclosure is a device including: a substrate; a channel region within the substrate; a gate oxide layer above the channel region; a gate above a first portion of the gate oxide layer, leaving exposed a second portion of the gate oxide layer; a partial self-adjusting threshold voltage layer above the second portion of the gate oxide layer; a field plate above the partial self-adjusting threshold voltage layer; and ILD surrounding the gate oxide layer, the gate, the partial self-adjusting threshold voltage layer, and the field plate.
- An additional aspect of the device includes the partial self-adjusting threshold voltage layer conformally lining a cavity formed between the gate, the gate oxide layer, and the ILD. Yet another aspect includes the partial self-adjusting threshold voltage layer formed to a thickness of 1 to 10 nm. Yet another aspect includes the partial self-adjusting threshold voltage layer over 10 to 30% of a surface of the gate and the partial self-adjusting threshold voltage layer.
- Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
- The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
-
FIGS. 1 through 5B schematically illustrate a method for forming self-adjusting threshold voltage FET structures, in accordance with exemplary embodiments; and -
FIGS. 6 through 8 schematically illustrate a method for forming an alternative self-adjusting threshold voltage FET structure, in accordance with an exemplary embodiment; -
FIGS. 9 through 13 illustrate a method for forming another alternative self-adjusting threshold voltage FET structure, in accordance with an exemplary embodiment; -
FIGS. 14 through 18 illustrate a method for forming another alternative self-adjusting threshold voltage FET structure, in accordance an exemplary embodiment; and -
FIGS. 19 through 23 illustrate a method for forming yet another alternative self-adjusting threshold voltage FET structure, in accordance with an exemplary embodiment. - In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”
- The present disclosure addresses and solves the current problem of long charging times (e.g., microsecond charging times) attendant upon increasing current ON/OFF ratios for FETs. In accordance with embodiments of the present disclosure, FETs are formed with a partial self-adjusting threshold voltage layer.
- Methodology in accordance with embodiments of the present disclosure includes forming a gate oxide layer above a channel region in a substrate. Next, a partial self-adjusting threshold voltage layer is formed above a drain-side end of the gate oxide layer. Subsequently, a gate is formed above the partial self-adjusting threshold voltage layer and the gate oxide layer.
- Methodology in accordance with other embodiments of the present disclosure includes forming a gate oxide layer above a channel region in a substrate. Then, a gate is formed above the gate oxide layer. Next, ILD is formed surrounding the gate oxide layer and the gate. After forming the ILD, a portion of the gate is removed exposing a portion of the gate oxide layer and forming a cavity between the ILD, the gate oxide layer, and the remaining gate. Then, a partial self-adjusting threshold voltage layer is formed above the exposed portion of the gate oxide layer. Afterwards, a field plate is formed in the remainder of the cavity.
- Adverting to
FIG. 1 , a method for forming a FET with a partial self-adjusting threshold voltage layer, according to an exemplary embodiment, begins with asubstrate 101, for example a p-type silicon substrate. At least partially buried within the substrate are two shallow trench isolation (STI)regions n drift region 105, e.g. an epitaxially formed n-well. Within thedrift region 105 may be a p doped buriedbody 113. Aboveregions substrate 101, a dummy gate stack is formed, including agate oxide layer 107, a self-adjustingthreshold voltage layer 109, and adummy gate 111. The gate oxide layer may be formed of any type of gate oxide material, such as silicon dioxide (SiO2), and may be formed to a thickness of 25 to 100 nm. The self-adjustingthreshold voltage layer 109 may be formed of a gate dielectric material, such as SiN, and/or a ferroelectric material, and may be formed to a thickness of 1 to 10 nm. After the dummy gate stack is formed, lightly doped drain regions (not shown for illustrative convenience) may optionally be formed. Then, using gate spacers (also not shown for illustrative convenience), adrain region 119 and asource region 117, both n+ regions, and a p+ region 115, may be formed. According to the structure illustrated inFIG. 1 , no pre-doping is required. - Next,
ILD 201 is formed over thesubstrate 101, the STI regions 103 and thedummy gate 111. TheILD 201 may be formed of any ILD material, such as SiO2. After forming theILD 201, chemical mechanical polishing (CMP) may be performed to expose thedummy gate 111 and to form a top surface of theILD 201 co-planar with thedummy gate 111. - Adverting to
FIG. 3 , thedummy gate 111 is subsequently removed to form acavity 301 and expose the self-adjustingthreshold voltage layer 109. Thedummy gate 111 may be removed by any process that does not affect the self-adjustingthreshold voltage layer 109. Next, at least a middle portion of the self-adjustingthreshold voltage layer 109 is removed, as illustrated in FIG. 4. The self-adjustingthreshold voltage layer 109 may be masked with a hardmask (not shown for illustrative convenience) that exposes the middle portion of thelayer 109 for subsequent removal, such as by etching. Removing at least the middle portion of the self-adjustingthreshold voltage layer 109 forms a partial self-adjustingthreshold voltage layer 401. As illustrated, the partial self-adjustingthreshold voltage layer 401 may includesegments source region 117 and thedrain region 119, respectively. Each of thesegments cavity 301. - As illustrated in
FIG. 5A , thecavity 301 is filled with a gate material to form agate 501. The gate material may be poly-silicon (poly-Si) or metal. After depositing the gate material, CMP may be used to make the top surface of thegate 501 co-planar with theILD 201. -
FIG. 5B illustrates an alternative structure in which a middle portion and the portion of the self-adjustingthreshold voltage layer 109 near thesource region 117 may be removed, forming the partial self-adjustingthreshold voltage layer 401 with only thesegment 401 b associated with thedrain region 119. Thus, a hardmask may cover only the portion of the self-adjustingthreshold voltage layer 109 that corresponds with thesegment 401 b to form the partial self-adjustingthreshold voltage layer 401. Accordingly, the processes associated with forming the structures illustrated inFIGS. 5A and 5B are compatible with current gate-last complementary metal-oxide-semiconductor (CMOS) processes with one extra masking step for partial self-adjusting threshold voltage layer removal. After forming the structures illustrated inFIGS. 5A and 5B , additional back-end-of-the-line (BEOL) process steps may be performed. - Adverting to
FIG. 6 , a method for forming a FET with a partial self-adjusting threshold voltage layer, according to another exemplary embodiment, begins substantially as discussed above, through formation of the structure illustrated inFIG. 3 . Next,spacers cavity 301 against theILD 201 and above the self-adjustingthreshold voltage layer 109. The spacers 601 may be formed of a gate material, such as poly-Si or metal. The spacers 601 may be used in place of a hardmask for removing at least the middle portion of the self-adjustingthreshold voltage layer 109, by leaving exposed the middle portion. - Next, as illustrated in
FIG. 7 , the middle portion of the self-adjustingthreshold voltage layer 109 is removed, forming the partial self-adjustingthreshold voltage layer 401. As illustrated, the partial self-adjustingthreshold voltage layer 401 may include thesegments source region 117 and drainregion 119, respectively. The remainingcavity 301 is filled with a gate material to form thegate 801. The gate material is the same gate material as that used for forming the spacers 601, such as poly-silicon or metal. As before, after depositing the gate material, CMP may be used to make the top surface of thegate 801 co-planar with theILD 201. Then, additional back-end-of-the-line (BEOL) process steps may be performed. - Adverting to
FIG. 9 , a method for forming a FET with a partial self-adjusting threshold voltage layer, according to another exemplary embodiment, begins with thesubstrate 101, the STI regions 103 and thegate oxide layer 107, as discussed with respect toFIG. 1 . However, thedummy gate 111 is formed directly on thegate oxide layer 107. Thegate oxide layer 107 may be formed of any type of gate oxide material, such as SiO2, and may be formed to a thickness of 25 to 100 nm. After forming thedummy gate 111, thedrain region 119, thesource region 117, and the p+ region 115 may be formed, as described above. - Next,
ILD 201 is formed over thesubstrate 101, the STI regions 103 and thedummy gate 111, as illustrated inFIG. 10 . TheILD 201 may be formed of any ILD material. After forming theILD 201, CMP may be used to expose thedummy gate 111 and to form a top surface of theILD 201 co-planar with thedummy gate 111. - Adverting to
FIG. 11 , thedummy gate 111 is subsequently removed to form acavity 1101 and expose thegate oxide layer 107. Next, a gate dielectric material (e.g., SiN) and/or a ferroelectric material may be deposited at the bottom corners of the cavity 1101 (againstILD 201 and gate oxide layer 107), as illustrated inFIG. 12 . Depositing the gate dielectric and/or ferroelectric material forms a partial self-adjustingthreshold voltage layer 1201. As illustrated, the partial self-adjustingthreshold voltage layer 1201 includessegment portions threshold voltage layer 1201 may be formed with just thesegment 1201 b associated with thedrain region 119. - As illustrated in
FIG. 13 , the remainingcavity 1101 is filled with a gate material (e.g., poly-Si or metal) to form thegate 1301. As before, after depositing the gate material, CMP may be used to make the top surface of thegate 1301 co-planar with theILD 201. In this embodiment, process steps are eliminated, as compared to the processes illustrated inFIGS. 1 through 9, such as the masking step and the partial removal of the self-adjustingthreshold voltage layer 109. - Adverting to
FIG. 14 , a method for forming a FET with a partial self-adjusting threshold voltage layer, according to another exemplary embodiment, begins with thesubstrate 101, the STI regions 103, and agate oxide layer 107 as discussed with respect toFIG. 1 . Thegate oxide layer 107 may be formed of any type of gate oxide material, such as SiO2, and may be formed to a thickness of 25 to 100 nm. Directly above thegate oxide layer 107 is agate 1401. Thegate 1401 can be made from any gate material, such as poly-Si or metal. After forming thegate 1401, adrain region 119, asource region 117, and p+ region 115 may be formed. - Next, as illustrated in
FIG. 15 ,ILD 201 is formed over thesubstrate 101, the STI regions 103 and thegate 1401. TheILD 201 may be formed of any ILD material. After forming theILD 201, CMP may be used to expose thegate 1401 and to form a top surface of theILD 201 co-planar with thegate 1401. - Adverting to
FIG. 16 , a portion of thegate 1401 is removed down togate oxide layer 107, forming acavity 1601 and exposing a portion of thegate oxide layer 107. The portion of thegate 1401 that is removed may be on the drain side of thegate 1401. Thecavity 1601 may be 10 to 30% of the width of thegate 1401. - Next, a partial self-adjusting
threshold voltage layer 1701 is conformally formed to line thecavity 1601, as illustrated inFIG. 17 . The partial self-adjustingthreshold voltage layer 1701 may be formed of a dielectric material (e.g., SiN) and/or a ferroelectric material and may be formed to a thickness of 1 to 10 nm. After forming the partial self-adjustingthreshold voltage layer 1701, afield plate 1801 is formed in the remainingcavity 1601, as illustrated inFIG. 18 . Thefield plate 1801 may be formed of poly-Si or a metal electrode. After forming thefield plate 1801, CMP may be used to make the top surfaces of thefield plate 1801 and theILD 201 co-planar. The foregoing process ofFIGS. 14 through 18 is compatible with current gate last CMOS processes with one extra masking step for partial gate removal. - Adverting to
FIG. 19 , a method for forming a FET with a partial self-adjusting threshold voltage layer, according to another exemplary embodiment, begins substantially the same asFIGS. 14 through 16 , described above. Then a partial self-adjustingthreshold voltage layer 1901 is formed incavity 1601 on thegate oxide layer 107. The partial self-adjustingthreshold voltage layer 1901 may be formed of a dielectric material (e.g., SiN) and/or a ferroelectric material and may be formed to a thickness of 1 to 10 nm. After forming the partial self-adjustingthreshold voltage layer 1901, afield plate 2001 is formed in the remainingcavity 1601, as illustrated inFIG. 20 . Thefield plate 2001 may be formed of poly-Si or metal electrode. CMP may be used to make the top surfaces of thefield plate 2001 and theILD 201 co-planar. - Next, as illustrated in
FIG. 21 , the remainder of thegate 1401 and the underlyinggate oxide layer 107 are removed, and acavity 2101 is formed adjacent thefield plate 2001. Agate oxide 2201 may then be conformally deposited incavity 2101, as illustrated inFIG. 22 . The remainder ofcavity 2101 may then be filled with a gate material to formgate 2301, as illustrated inFIG. 23 . CMP and BEOL processes may follow. - The embodiments of the present disclosure achieve several technical effects, including FETs with lower equivalent oxide thicknesses (EOT) by having the partial self-adjusting threshold voltage function at source/drain edges and by maintaining the threshold voltage high and low at OFF and ON states, respectively, while reducing charging times. Further, when the FET is a LDMOS, at an OFF state, the partial self-adjusting threshold voltage layer serves as a typical field-plate at high voltage, which provides for better resistance when the FET is at saturation (Rdson) versus the breakdown voltage while keeping parasitic capacitance between the gate and the source/drain (Miller capacitance) low. Further, at an ON state, the partial self-adjusting threshold voltage layer makes the Rdson lower and hence, there is a larger optimization room for Rdson versus the breakdown voltage as compared to previous FETs. Embodiments of the present disclosure enjoy utility in various industrial applications as, for example, microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure therefore enjoys industrial applicability in any of various types of highly integrated semiconductor devices, particularly for 22 nm technology nodes and beyond.
- In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.
Claims (20)
1. A method comprising:
forming a gate oxide layer above a channel region in a substrate; and
forming a self-adjusting threshold voltage layer by:
forming a dummy gate on the gate oxide layer;
forming an ILD surrounding the gate oxide layer and the dummy gate;
removing the dummy gate;
forming a cavity; and
depositing a self-adjusting threshold voltage material on side surfaces of the cavity.
2. The method according to claim 1 , further comprising:
forming the self-adjusting threshold voltage layer above a source-side end and the drain-side end of the gate oxide layer.
3. The method according to claim 1 , further comprising:
depositing a gate material on side surfaces of the cavity, leaving exposed a middle portion of the self-adjusting threshold voltage layer.
4. The method according to claim 3 , wherein the gate material is poly-Si or metal.
5. The method according to claim 3 , further comprising:
masking the self-adjusting threshold voltage layer with a hardmask, exposing the middle portion of the self-adjusting threshold voltage layer, prior to removing the middle portion of the self-adjusting threshold voltage layer.
6. The method according to claim 5 , further comprising:
removing at least a middle portion of the self-adjusting threshold voltage layer.
7. The method according to claim 1 , comprising forming the self-adjusting threshold voltage layer to a thickness of 1 to 10 nm.
8. The method according to claim 7 , comprising forming the self-adjusting threshold voltage layer to a width of 5 to 20% a width of the gate oxide layer.
9. The method according to claim 8 , wherein the self-adjusting threshold voltage layer is formed of at least one of a dielectric material and a ferroelectric material.
10. The method according to claim 8 , wherein the self-adjusting threshold voltage layer is formed of silicon nitride (SiN).
11. The method according to claim 1 , comprising conformally depositing the self-adjusting threshold voltage layer on the sides and bottom surfaces of the cavity.
12. The method according to claim 1 , comprising forming the gate oxide layer of SiO2 to a thickness of 25 to 100 nm.
13. A method comprising:
forming a gate oxide layer above a channel region in a substrate;
forming a gate above the gate oxide layer;
forming an inter-layer dielectric (ILD) surrounding the gate oxide layer and the gate;
removing a portion of the gate exposing a portion of the gate oxide layer and forming a cavity between the ILD, the gate oxide layer, and remaining gate;
forming a partial self-adjusting threshold voltage layer above the exposed portion of the gate oxide layer; and
forming a field plate in a remainder of the cavity.
14. The method according to claim 13 , comprising:
conformally depositing the partial self-adjusting threshold voltage layer on side and bottom surfaces of the cavity.
15. The method according to claim 13 , comprising:
forming the partial self-adjusting threshold voltage layer to a thickness of 1 to 10 nm.
16. The method according to claim 13 , comprising:
removing 10 to 30% horizontally of the gate down to the gate oxide layer, forming the cavity.
17. A device comprising:
a substrate;
a channel region within the substrate;
a gate oxide layer above the channel region;
a gate above a first portion of the gate oxide layer, leaving exposed a second portion of the gate oxide layer;
a partial self-adjusting threshold voltage layer above the second portion of the gate oxide layer;
a field plate above the partial self-adjusting threshold voltage layer; and
an inter-layer dielectric (ILD) surrounding the gate oxide layer, the gate, the partial self-adjusting threshold voltage layer, and the field plate.
18. The device according to claim 17 , comprising:
the partial self-adjusting threshold voltage layer conformally lining a cavity formed between the gate, the gate oxide layer, and the ILD.
19. The device according to claim 17 , comprising:
the partial self-adjusting threshold voltage layer formed to a thickness of 1 to 10 nm.
20. The device according to claim 17 , comprising:
the partial self-adjusting threshold voltage layer over 10 to 30% of a surface of the gate and the partial self-adjusting threshold voltage layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/041,619 US20160181440A1 (en) | 2013-02-22 | 2016-02-11 | Field effect transistor with self-adjusting threshold voltage |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/774,731 US9343587B2 (en) | 2013-02-22 | 2013-02-22 | Field effect transistor with self-adjusting threshold voltage |
US15/041,619 US20160181440A1 (en) | 2013-02-22 | 2016-02-11 | Field effect transistor with self-adjusting threshold voltage |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/774,731 Division US9343587B2 (en) | 2013-02-22 | 2013-02-22 | Field effect transistor with self-adjusting threshold voltage |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160181440A1 true US20160181440A1 (en) | 2016-06-23 |
Family
ID=51387265
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/774,731 Active 2033-07-29 US9343587B2 (en) | 2013-02-22 | 2013-02-22 | Field effect transistor with self-adjusting threshold voltage |
US15/041,619 Abandoned US20160181440A1 (en) | 2013-02-22 | 2016-02-11 | Field effect transistor with self-adjusting threshold voltage |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/774,731 Active 2033-07-29 US9343587B2 (en) | 2013-02-22 | 2013-02-22 | Field effect transistor with self-adjusting threshold voltage |
Country Status (1)
Country | Link |
---|---|
US (2) | US9343587B2 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9190279B2 (en) * | 2013-04-25 | 2015-11-17 | Vanguard International Semiconductor Corporation | Semiconductor device and methods for forming the same |
US10205024B2 (en) * | 2016-02-05 | 2019-02-12 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure having field plate and associated fabricating method |
US10804389B2 (en) * | 2016-02-25 | 2020-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | LDMOS transistor |
KR102490091B1 (en) | 2016-07-08 | 2023-01-18 | 삼성전자주식회사 | Semiconductor device |
US10790366B2 (en) | 2018-01-24 | 2020-09-29 | Globalfoundries Singapore Pte. Ltd. | Devices with lower resistance and improved breakdown and method for producing the same |
CN111785637A (en) * | 2020-07-17 | 2020-10-16 | 上海华力集成电路制造有限公司 | Fin type transistor with gate surrounding structure and manufacturing method thereof |
US11688805B2 (en) * | 2021-05-28 | 2023-06-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structure and method for forming the same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6150214A (en) * | 1997-11-21 | 2000-11-21 | Texas Instruments Incorporated | Titanium nitride metal interconnection system and method of forming the same |
US7008832B1 (en) * | 2000-07-20 | 2006-03-07 | Advanced Micro Devices, Inc. | Damascene process for a T-shaped gate electrode |
CN106169418B (en) * | 2009-01-12 | 2019-01-15 | 台湾积体电路制造股份有限公司 | The manufacturing method of gate stack for semiconductor devices |
US9054209B2 (en) * | 2012-08-16 | 2015-06-09 | Globalfoundries Singapore Pte. Ltd. | Compact charge trap multi-time programmable memory |
-
2013
- 2013-02-22 US US13/774,731 patent/US9343587B2/en active Active
-
2016
- 2016-02-11 US US15/041,619 patent/US20160181440A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20140239371A1 (en) | 2014-08-28 |
US9343587B2 (en) | 2016-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20160181440A1 (en) | Field effect transistor with self-adjusting threshold voltage | |
CN102217074B (en) | Fin formula field effect transistor (FINFET) | |
US9245975B2 (en) | Recessed channel insulated-gate field effect transistor with self-aligned gate and increased channel length | |
US8455938B2 (en) | Device comprising a field-effect transistor in a silicon-on-insulator | |
US10347740B2 (en) | Fin structures and multi-Vt scheme based on tapered fin and method to form | |
US9520396B2 (en) | Method for making high voltage integrated circuit devices in a fin-type process and resulting devices | |
TW200950086A (en) | Semiconductor device having transistor and method of manufacturing the same | |
US7550330B2 (en) | Deep junction SOI MOSFET with enhanced edge body contacts | |
US9006055B2 (en) | High voltage FINFET structure | |
US8724362B2 (en) | Transistor circuit layout structure | |
US8946802B2 (en) | Method of eDRAM DT strap formation in FinFET device structure | |
US20180233415A1 (en) | Finfet device and method of manufacturing | |
US9324831B2 (en) | Forming transistors without spacers and resulting devices | |
CN103811349A (en) | Semiconductor structure and manufacturing method thereof | |
US10522614B2 (en) | Method to fabricate capacitance-matching FET and related device | |
CN102569383A (en) | MOS (metal oxide semiconductor) diode and manufacturing method thereof | |
US9379186B1 (en) | Fet structure for minimum size length/width devices for performance boost and mismatch reduction | |
US9059093B2 (en) | Forming finfet cell with fin tip and resulting device | |
US20180068866A1 (en) | Semiconductor device and fabrication method thereof | |
US11437372B2 (en) | Liner structures | |
US20220359509A1 (en) | Novel liner structures | |
Lin et al. | Investigation of the novel attributes of a vertical MOSFET with internal block layer (bVMOS): 2-D simulation study | |
US20140217544A1 (en) | Methods of forming a transistor device on a bulk substrate and the resulting device | |
CN102315271B (en) | Semiconductor device and making method thereof | |
US20180076280A1 (en) | Shallow drain metal-oxide-semiconductor transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES SINGAPORE PTE.LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAN, SHYUE SENG;TOH, ENG HUAT;QUEK, ELGIN KIOK BOONE;REEL/FRAME:037721/0676 Effective date: 20130219 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |