US20160155802A1 - Semiconductor Device Having Ridges Running in Different Directions - Google Patents
Semiconductor Device Having Ridges Running in Different Directions Download PDFInfo
- Publication number
- US20160155802A1 US20160155802A1 US15/017,493 US201615017493A US2016155802A1 US 20160155802 A1 US20160155802 A1 US 20160155802A1 US 201615017493 A US201615017493 A US 201615017493A US 2016155802 A1 US2016155802 A1 US 2016155802A1
- Authority
- US
- United States
- Prior art keywords
- ridge
- ridges
- semiconductor device
- body region
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 80
- 210000000746 body region Anatomy 0.000 claims abstract description 46
- 239000000758 substrate Substances 0.000 claims abstract description 30
- 239000000463 material Substances 0.000 claims description 10
- 239000002019 doping agent Substances 0.000 claims description 7
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 5
- 239000004020 conductor Substances 0.000 claims description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 230000005669 field effect Effects 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000003491 array Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/0865—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/0869—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0882—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0886—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
Definitions
- Power MOSFETs Metal Oxide Semiconductor Field Effect Transistor
- power MOSFETs are examples of high breakdown voltage semiconductor devices which are used for switching power sources, inverter devices or the like.
- power MOSFETs are considered to switch high voltages at low-ohmic loads so as to have a very small switching and conduction loss.
- Power MOSFETs having a small on-resistance (R on ) and a high breakdown voltage when being switched off are desirable.
- a power MOSFET should withstand a drain to source voltage Vds of some tens to some hundreds of volts when being switched off.
- power MOSFETs conduct a very large current which may be up to some hundred of amperes at a gate-source voltage of about 10 to 20 V at a low voltage drop Vds.
- a semiconductor device comprises a first ridge and a second ridge extending from a first main surface of a semiconductor substrate, the first and second ridges running in a first direction, a body region disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, the first and second ridges being connected with the body region, a plurality of further ridges being formed in the body region, the further ridges extending in a second direction intersecting the first direction, and a gate electrode adjacent to the body region, the gate electrode running in the first direction.
- the gate electrode is disposed at at least two sides of the further ridges.
- an integrated circuit comprises a first transistor at least partially formed in a semiconductor substrate.
- the first transistor comprises a first body region and a first gate electrode.
- the integrated circuit further comprises a plurality of second transistors connected in series to form a series circuit, the series circuit being connected in series with the first transistor.
- At least one of the second transistors comprises a first ridge and a second ridge extending from a first main surface of the semiconductor substrate, the first and second ridges running in a first direction.
- a second body region of at least one of the second transistors is disposed in a portion of the semiconductor substrate between the first ridge and the second ridge.
- the first and second ridges are connected with the body region.
- a second gate electrode of said one of the second transistors is disposed adjacent to the second body region, the second gate electrode running in the first direction.
- an integrated circuit comprises a first transistor at least partially formed in a semiconductor substrate.
- the first transistor comprises a first body region and a first gate electrode.
- the integrated circuit further comprises a plurality of second transistors connected in series to form a series circuit, the series circuit being connected in series with the first transistor.
- the first transistor includes a first ridge and a second ridge extending from a first main surface of the semiconductor substrate, the first and second ridges running in a first direction.
- the first body region is disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, and the first gate electrode is disposed adjacent to the first body region, the first gate electrode running in the first direction.
- FIG. 1 shows a perspective view of a semiconductor device according to an embodiment
- FIG. 2 shows a perspective view of a semiconductor device according to a further embodiment
- FIGS. 3A to 3D show various views of the semiconductor device illustrated in FIG. 2 ;
- FIGS. 4A and 4B illustrate equivalent circuit diagrams of semiconductor devices according to an embodiment.
- wafer may include any semiconductor-based structure that has a semiconductor surface.
- Wafer and structure are to be understood to include silicon, silicon-on-insulator (SOI), silicon-on sapphire (SOS), doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- the semiconductor need not be silicon-based.
- the semiconductor could as well be silicon-germanium, germanium, or gallium arsenide.
- SiC silicon carbide
- GaN gallium nitride
- n ⁇ means a doping concentration which is lower than the doping concentration of an “n”-doping region while an “n + ”-doping region has a higher doping concentration than an “n”-doping region.
- Doping regions of the same relative doping concentration do not necessarily have the same absolute doping concentration.
- two different “n”-doping regions may have the same or different absolute doping concentrations.
- the doped portions are designated as being “p” or “n”-doped. As is clearly to be understood, this designation is by no means intended to be limiting.
- the doping type can be arbitrary as long as the described functionality is achieved. Further, in all embodiments, the doping types can be reversed.
- MOSFETs may be re-channel or p-channel MOSFETs.
- MOSFETs may be re-channel or p-channel MOSFETs.
- the source and the drain region are doped with n-type dopants, and the current direction is from the drain region to the source region.
- the source and the drain region are doped with p-type dopants, and the current direction is from the source region to the drain region.
- the doping types may be reversed. If a specific current path is described using directional language, this description is to be merely understood to indicate the path and not the polarity of the current flow, i.e. whether the transistor is a p-channel or an n-channel transistor.
- the Figures may include polarity-sensitive components, e.g. diodes. As is to be clearly understood, the specific arrangement of these polarity-sensitive components is given as an example and may be inverted in order to achieve the described functionality, depending on whether the first conductivity type means n-type or p-type.
- Coupled and/or “electrically coupled” are not meant to mean that the elements must be directly coupled together—intervening elements may be provided between the “coupled” or “electrically coupled” elements.
- electrically connected intends to describe a low-ohmic electric connection between the elements electrically connected together.
- lateral and “horizontal” as used in this specification intends to describe an orientation parallel to a first surface of a semiconductor substrate or semiconductor body. This can be for instance the surface of a wafer or a die.
- vertical as used in this specification intends to describe an orientation which is arranged perpendicular to the first surface of the semiconductor substrate or semiconductor body.
- FIG. 1 illustrates a perspective view of a semiconductor device 100 according to an embodiment.
- the semiconductor device 100 shown in FIG. 1 comprises a first ridge 120 and a second ridge 130 that extend from a first main surface 110 of a semiconductor substrate 10 .
- the first and second ridges 120 , 130 run in a first direction, i.e. the x direction illustrated in FIG. 1 .
- a body region 230 is disposed in a portion of the semiconductor substrate 10 between the first ridge 120 and the second ridge 130 . Accordingly, an upper surface of the first and the second ridges 120 , 130 is disposed at a greater height than an upper surface of the body region 230 .
- the semiconductor device 100 further comprises a gate electrode 240 that is adjacent to the body region 230 .
- the gate electrode 240 runs in the first direction.
- the first and second ridges 120 , 130 may comprise a semiconductor material and may be doped with dopants of a first conductivity type.
- a source region 210 is disposed in the first ridge 120
- a drain region 220 is disposed in the second ridge 130 .
- the semiconductor device 100 implements a transistor.
- a suitable voltage is applied to the gate electrode 240
- a current flows between the source region 210 and the drain region 220 , the current being controlled by the gate electrode 240 .
- a gate dielectric layer 235 which may comprise silicon oxide, silicon nitride or any other suitable dielectric material is disposed between the gate electrode 240 and the body region 230 .
- the body region 230 has a flat surface.
- the first main surface 110 of the semiconductor substrate 10 may be flat.
- the first ridge 120 may be made of a material that is selected from the group consisting of polycrystalline silicon, monocrystalline silicon and a conductive material.
- the first ridge 120 may be made of doped polysilicon material or of titanium nitride (TiN).
- the second ridge 130 may be formed of monocrystalline silicon.
- the second ridge 130 may be etched in the monocrystalline silicon substrate 10 .
- the material of the first ridge 120 may be doped with a higher doping concentration than the material of the second ridge 130 .
- a current flow is accomplished perpendicularly with respect to the gate electrodes 240 that extend in the first direction. Since the source and the drain regions 210 , 220 are disposed in ridges, the mechanical stability of the source and drain regions 210 , 220 may be increased. Further, due to the increased cross-sectional area of the source and the drain regions 210 , 220 , the conductivity of the source and drain regions 210 , 220 may be increased, resulting in a reduced resistivity.
- the width w 1 , w 2 of the first and second ridges 120 , 130 may be 10 to 200 nm.
- the width may be measured along the second direction, perpendicularly with respect to the first direction.
- the width of the first ridge 120 may be different from the width of the second ridge 130 .
- the distance d between the first ridge 120 and the second ridge 130 may be 30 to 300 nm.
- the distance between the first ridge 120 and the second ridge 130 corresponds to the channel length of the transistor.
- the height h of the first and second ridges 120 , 130 , measured perpendicularly with respect to the first main surface 110 may be 200 to 2000 nm.
- the height of the first ridge 120 may be equal to the height of the second ridge 130 . According to a further embodiment, the height of the first ridge 120 is different from the height of the second ridge 130 .
- the semiconductor device 100 may comprise a plurality of transistors in the manner described above which are connected in parallel.
- a plurality of first ridges 120 is connected with a source potential 270
- a plurality of second ridges 130 is connected with a drain potential 275
- a plurality of gate electrodes 240 is connected with a gate potential 280 .
- such a semiconductor device including a plurality of transistors connected in parallel may be a component of a so-called ADZFET.
- ADZFET a semiconductor device including a plurality of transistors connected in parallel
- several of the transistor arrays or blocks illustrated in FIG. 1 are connected in series.
- the transistor arrays are insulated from each other by suitable insulation trenches.
- FIG. 2 illustrates a perspective view of a semiconductor device 100 according to a further embodiment.
- FIG. 2 shows the same components as those discussed with respect to FIG. 1 .
- further ridges 140 are formed in the first main surface 110 of the semiconductor substrate 10 so that the body regions 230 of each of the transistors have the shape of a ridge.
- the further ridges 140 extend in the second direction, i.e. the y direction.
- An upper surface of the first and the second ridges 120 , 130 is disposed at a greater height than an upper surface of the further ridges 140 .
- the gate electrode 240 is disposed at at least two sides of the further ridges 140 in which the body region 230 is disposed.
- the semiconductor device 100 may comprise a plurality of transistors in the manner described above which are connected in parallel.
- a plurality of first ridges 120 is connected with a source potential 270
- a plurality of second ridges 130 is connected with a drain potential 275
- a plurality of gate electrodes 240 is connected with a gate potential 280 .
- such a semiconductor device including a plurality of transistors connected in parallel may be a component of a so-called ADZFET.
- ADZFET a semiconductor device including a plurality of transistors connected in parallel
- several of the transistor arrays or blocks illustrated in FIG. 2 are connected in series.
- the transistor arrays are insulated from each other by suitable insulation trenches.
- the transistor of FIG. 2 has an improved sub-threshold slope of the source-drain current in dependence from the applied gate voltage. Due to the improved sub-threshold slope such a FinFET may be switched at a higher speed. Further, the conductivity of the transistor is improved in comparison with transistors having a planar electrode.
- the source region 210 and the drain region 220 are disposed in ridges 120 , 130 extending perpendicularly with respect to the ridges 140 of the body region 230 . Accordingly, the width of the source and drain regions 210 , 220 may be set independently from the width of the ridge 140 .
- the width of the ridge 140 may be set so that the body region 230 may be fully depleted, and the width of the source and drain regions 210 , 220 may be set to reduce their resistance.
- these widths may be set independently to optimize the electrical characteristics of the device 100 .
- the width of the source region 210 and the width of the drain region 220 may set independently from each other. Due to the special arrangement, the mechanical stability may be improved. Due to the possibility to choose the width of the fins independently from each other, the design of a transistor cell may be further optimized.
- the sizes of the individual components of FIG. 2 may be equal to those of FIG. 1 .
- the height h of the first and second ridges 120 , 130 is measured from an upper surface of each of the further ridges 140 , and has the size as discussed above.
- the widths of the further ridges 140 w 3 may be selected so that the body region 230 of the individual transistors may be fully depleted when a gate voltage is applied.
- the width w 3 of the further ridges 140 may satisfy the relationship: w 3 ⁇ 2*l d , wherein l d denotes a maximum length of a depletion zone which is formed at the interface between the gate dielectric layer 235 and the body region 230 .
- the length of the depletion zone may be determined as:
- k denotes the Boltzmann constant (1.38066 ⁇ 10 ⁇ 23 J/k)
- T denotes the temperature
- ln the denotes the natural logarithm
- N A denotes the impurity concentration of the semiconductor body
- n i denotes the intrinsic carrier concentration (1.45 ⁇ 10 10 cm ⁇ 3 for silicon at 27° C.)
- q denotes the elementary charge (1.6 ⁇ 10 ⁇ 19 C).
- the above formula may be adapted using corresponding electrostatic calculations.
- the length of the depletion zone varies with the applied gate voltage. Further, it is assumed that in a transistor the length of the depletion zone at a gate voltage corresponding to the threshold voltage corresponds to the maximum length of the depletion zone.
- the width w 3 of the further ridges 140 may be approximately 20 to 120 nm, for example, 50 to 100 nm. According to further embodiments, the width w 3 of the further ridges 140 may be much smaller than the double of the maximum length of the depletion zone, for example: w 3 ⁇ 1.5*l d or less.
- the distances between adjacent ridges 120 , 130 is shown to be identical, the distance between ridges may be varied.
- FIGS. 3A to 3D illustrate various views of the semiconductor device.
- FIG. 3A illustrates a plan view of the semiconductor device.
- first and second ridges 120 , 130 are disposed in an alternating manner.
- the first and second ridges 120 , 130 are insulated from the adjacent conductive material of the gate electrodes 240 by means of an insulating material 235 that forms the gate dielectric material.
- the gate electrodes 240 run parallel to the first and second ridges 120 , 130 .
- the gate electrode 240 may be omitted from every second trench disposed between a drain region 220 and a source region 210 .
- FIG. 3B shows a cross-sectional view of the semiconductor device which is taken between the line labelled I and I illustrated in FIG. 3A .
- the cross-sectional view of FIG. 3B is taken along a ridge 140 of the body region 230 .
- the ridges 210 , 220 extend from the first main surface 110 of the semiconductor substrate 10 .
- the body region 230 is disposed adjacent to the source region 210 and the drain region 220 .
- the gate electrode 240 is disposed adjacent to the body region 230 .
- the gate electrode 240 is insulated from the body region 230 by a gate dielectric layer 235 .
- the gate dielectric layer 235 may have a thickness of approximately 5 to 60 nm.
- An insulating material 250 is disposed in the spaces between adjacent ridges 210 , 220 .
- FIG. 3C shows a cross-sectional view of the semiconductor substrate taken along the line labelled II and II illustrated in FIG. 3A .
- the cross-sectional view of FIG. 3C is taken between two adjacent ridges 140 in the body region 230 .
- an upper side of the gate electrode 240 is disposed at approximately the same height as an upper side of the gate electrode 240 illustrated in FIG. 3B .
- the gate electrode 240 extends along a portion of the drain region 220 . Accordingly, when the transistor is switched off, a charge compensation within the drain region 220 may take place.
- a charge compensation may take place due to the presence of adjacent source regions 210 which are insulated by means of a relatively thin dielectric layer 250 . Due to the charge compensation, the ability of the transistor to withstand high drain-source voltages when being switched off, can be further increased.
- FIG. 3D shows a cross-sectional view of the semiconductor device along a direction perpendicularly with respect to the ridges 140 in the body region 230 .
- the cross-sectional view of FIG. 3D is parallel to any of the first and second ridges 120 , 130 , and taken along the line labelled III and III illustrated in FIG. 3A .
- further ridges 140 are formed so that the transistors form FinFETs.
- a gate electrode 240 is disposed over the body regions 230 .
- the gate electrode 240 is insulated from the adjacent body region 230 by a gate dielectric layer 235 .
- An insulating material 250 fills the upper portion of the spaces between adjacent ridges 210 , 220 .
- FIGS. 4A and 4B show examples of equivalent circuit diagrams of integrated circuits that may comprise the semiconductor devices according to an embodiment.
- the integrated circuit 400 comprises a first transistor 401 and a plurality of second transistors 403 1 , 403 2 , . . . 403 N .
- the first transistor 401 comprises a source region 410 , a drain region 420 and a gate electrode 430 .
- the second transistors 403 1 , . . . 403 N may be implemented as depletion field effect transistors or normally-on field effect transistors which means that at a gate voltage of 0 V they are in an on-state. Further, by applying a suitable gate voltage, the second transistors are switched off, the polarity of the gate voltage depending on whether it is a p-channel FET or an n-channel FET.
- the second transistors 403 1 , . . . 403 N comprise a source region 461 1 , . . . 461 N , a drain region 462 1 , . . . 462 N , and gate electrode 463 1 , . . . 463 N .
- the plurality of second transistors 403 1 to 403 N are connected in series with each other and to the first transistor 401 . According to an interpretation, the series of second transistors 403 1 to 403 N acts as a drift zone 402 of the first transistor 401 . According to this interpretation, terminal 51 acts as a drain terminal of the resulting power semiconductor device 400 .
- the output of the first transistor 401 at the terminal 52 is applied to transistor 403 2 as gate voltage V gs1 .
- the source voltage of the first transistor 401 is also applied as the gate voltage to the transistor 403 1 .
- Each of the second transistors 403 1 . . . 403 N has its gate electrode 463 1 , . . . 463 N connected to the drain terminal 462 1 , . . . 462 N of another one of the second transistors 403 1 , . . . 403 N or the source 410 or the drain terminal 420 of the first transistor 401 .
- the output of any transistor in the transistor series determines the gate voltage which is applied to a transistor at a later position within the series.
- the overall resistance of the series of the second transistors 403 1 to 403 N can be determined.
- the semiconductor device thus forms a so-called ADZFET (“active drift zone field effect transistor”).
- any of the first transistor 401 and the series of the second transistors 403 1 to 403 n may be implemented by the transistor described with reference to FIGS. 1 to 3 .
- an integrated circuit 400 comprises a first transistor 401 at least partially formed in a semiconductor substrate 10 , the first transistor 401 comprising a first body region 450 and a first gate electrode 430 .
- the integrated circuit 400 further comprises a plurality of second transistors 403 1 , . . . 403 N connected in series with respect to the further second transistors to form a series circuit, the series circuit being connected in series with the first transistor 401 .
- At least one of the second transistors 403 1 , . . . 403 N comprises a first ridge 120 and a second ridge 130 extending from a first main surface 110 of the semiconductor substrate 10 .
- the first and the second ridges 120 , 130 run in a first direction.
- a second body region 230 , 461 1 , . . . 461 N of at least one of the second transistors 403 1 , . . . 403 N is disposed in a portion of the semiconductor substrate between the first ridge 120 and the second ridge 130 , the first and the second ridge 120 , 130 being connected with the body region 230 , and a second gate electrode 240 , 463 1 , . . . 463 N of said one of the second transistors 403 1 , . . . 403 N is disposed adjacent to the second body region 230 , 461 1 , . . . 461 N and the second gate electrode 240 , 463 1 , . . . 463 N runs in the first direction.
- the integrated circuit 400 comprises a first transistor 401 that is at least partially formed in a semiconductor substrate 10 , the first transistor 401 comprising a first body region 450 and a first gate electrode 430 .
- the integrated circuit further includes a plurality of second transistors 403 1 , . . . 403 N connected in series with respect to the further second transistors to form a series circuit, the series circuit being connected in series with the first transistor 401 .
- the first transistor 401 comprises a first ridge 120 and a second ridge 130 extending from a first main surface 110 of the semiconductor substrate 10 , the first and the second ridges 120 , 130 running in a first direction.
- the first body region 230 , 450 is disposed in a portion of the semiconductor substrate 10 between the first ridge 120 and the second ridge 130 .
- the first gate electrode 240 , 430 is disposed adjacent to the first body region 230 , 450 , the first gate electrode 240 , 430 running in the first direction.
- FIG. 4B shows an equivalent circuit diagram of an integrated circuit 419 according to a further embodiment.
- the integrated circuit 419 of FIG. 4B additionally comprises a plurality of clamping elements 415 0 to 415 4 .
- Each of the clamping elements 415 0 , . . . 415 4 is connected parallel to each of the second transistors 413 1 , . . . 413 N and the first transistor 411 , respectively.
- the clamping elements 415 0 , . . . 415 4 may include Zener diodes or other suitable elements such as tunnel diodes, pin diodes, avalanche diodes or the like.
- clamping elements 415 0 , . . . 415 4 provide an over-voltage protection of the single transistors.
- a detailed description of the clamping elements 415 0 , . . . 415 4 is omitted in the following description. Nevertheless, as is clearly to be understood, the clamping elements 415 0 , . . . 415 4 may be easily accomplished by way of correspondingly implanted semiconductor areas in the peripheries of the illustrated cross-sectional views.
- the series of second transistors 413 1 , . . . 413 N implement the drift zone 412 .
- FIGS. 4A and 4B merely represent equivalent circuit diagrams for interconnecting elements of the integrated circuit. As is to be clearly understood, according to further embodiments different interconnection schemes may be employed. As has been described in the foregoing, at least one of the second transistors may be implemented in the manner illustrated in FIGS. 1 and 2 , respectively. Nevertheless, as is to be clearly understood, also the first transistor or only the first transistor 401 , 411 may be implemented in the manner as described in FIGS. 1 and 2 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A semiconductor device includes a first ridge and a second ridge extending from a first main surface of a semiconductor substrate, the first and second ridges running in a first direction. A body region is disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, the first and second ridges being connected with the body region. A plurality of further ridges are formed in the body region, the further ridges extending in a second direction intersecting the first direction. A gate electrode is adjacent to the body region, the gate electrode running in the first direction and being disposed at at least two sides of the further ridges.
Description
- Power MOSFETs (Metal Oxide Semiconductor Field Effect Transistor) are examples of high breakdown voltage semiconductor devices which are used for switching power sources, inverter devices or the like. For example, power MOSFETs are considered to switch high voltages at low-ohmic loads so as to have a very small switching and conduction loss. Power MOSFETs having a small on-resistance (Ron) and a high breakdown voltage when being switched off are desirable. For example, a power MOSFET should withstand a drain to source voltage Vds of some tens to some hundreds of volts when being switched off. As a further example, power MOSFETs conduct a very large current which may be up to some hundred of amperes at a gate-source voltage of about 10 to 20 V at a low voltage drop Vds.
- According to an embodiment, a semiconductor device comprises a first ridge and a second ridge extending from a first main surface of a semiconductor substrate, the first and second ridges running in a first direction, a body region disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, the first and second ridges being connected with the body region, a plurality of further ridges being formed in the body region, the further ridges extending in a second direction intersecting the first direction, and a gate electrode adjacent to the body region, the gate electrode running in the first direction. The gate electrode is disposed at at least two sides of the further ridges.
- According to an embodiment, an integrated circuit comprises a first transistor at least partially formed in a semiconductor substrate. The first transistor comprises a first body region and a first gate electrode. The integrated circuit further comprises a plurality of second transistors connected in series to form a series circuit, the series circuit being connected in series with the first transistor. At least one of the second transistors comprises a first ridge and a second ridge extending from a first main surface of the semiconductor substrate, the first and second ridges running in a first direction. A second body region of at least one of the second transistors is disposed in a portion of the semiconductor substrate between the first ridge and the second ridge. The first and second ridges are connected with the body region. A second gate electrode of said one of the second transistors is disposed adjacent to the second body region, the second gate electrode running in the first direction.
- According to a further embodiment, an integrated circuit comprises a first transistor at least partially formed in a semiconductor substrate. The first transistor comprises a first body region and a first gate electrode. The integrated circuit further comprises a plurality of second transistors connected in series to form a series circuit, the series circuit being connected in series with the first transistor. The first transistor includes a first ridge and a second ridge extending from a first main surface of the semiconductor substrate, the first and second ridges running in a first direction. The first body region is disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, and the first gate electrode is disposed adjacent to the first body region, the first gate electrode running in the first direction.
- Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.
- The accompanying drawings are included to provide a further understanding of embodiments of the invention and are incorporated in and constitute a part of this specification. The drawings illustrate the embodiments of the present invention and together with the description serve to explain the principles. Other embodiments of the invention and many of the intended advantages will be readily appreciated, as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numbers designate corresponding similar parts.
-
FIG. 1 shows a perspective view of a semiconductor device according to an embodiment; -
FIG. 2 shows a perspective view of a semiconductor device according to a further embodiment; -
FIGS. 3A to 3D show various views of the semiconductor device illustrated inFIG. 2 ; and -
FIGS. 4A and 4B illustrate equivalent circuit diagrams of semiconductor devices according to an embodiment. - In the following detailed description reference is made to the accompanying drawings, which form a part hereof and in which are illustrated by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology such as “top”, “bottom”, “front”, “back”, “leading”, “trailing” etc. is used with reference to the orientation of the Figures being described. Since components of embodiments of the invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope defined by the claims.
- The description of the embodiments is not limiting. In particular, elements of the embodiments described hereinafter may be combined with elements of different embodiments.
- The terms “wafer”, “substrate” or “semiconductor substrate” used in the following description may include any semiconductor-based structure that has a semiconductor surface. Wafer and structure are to be understood to include silicon, silicon-on-insulator (SOI), silicon-on sapphire (SOS), doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. The semiconductor need not be silicon-based. The semiconductor could as well be silicon-germanium, germanium, or gallium arsenide. According to embodiments of the present application, generally, silicon carbide (SiC) or gallium nitride (GaN) is a further example of the semiconductor substrate material.
- The Figures and the description illustrate relative doping concentrations by indicating “−” or “+” next to the doping type “n” or “p”. For example, “n−” means a doping concentration which is lower than the doping concentration of an “n”-doping region while an “n+”-doping region has a higher doping concentration than an “n”-doping region. Doping regions of the same relative doping concentration do not necessarily have the same absolute doping concentration. For example, two different “n”-doping regions may have the same or different absolute doping concentrations. In the Figures and the description, for the sake of a better comprehension, often the doped portions are designated as being “p” or “n”-doped. As is clearly to be understood, this designation is by no means intended to be limiting. The doping type can be arbitrary as long as the described functionality is achieved. Further, in all embodiments, the doping types can be reversed.
- The present specification refers to a “first” and a “second” conductivity type of dopants, semiconductor portions are doped with. The first conductivity type may be p type and the second conductivity type may be n type or vice versa. As is generally known, depending on the doping type or the polarity of the source and drain regions, MOSFETs may be re-channel or p-channel MOSFETs. For example, in an n-channel MOSFET, the source and the drain region are doped with n-type dopants, and the current direction is from the drain region to the source region. In a p-channel MOSFET, the source and the drain region are doped with p-type dopants, and the current direction is from the source region to the drain region. As is to be clearly understood, within the context of the present specification, the doping types may be reversed. If a specific current path is described using directional language, this description is to be merely understood to indicate the path and not the polarity of the current flow, i.e. whether the transistor is a p-channel or an n-channel transistor. The Figures may include polarity-sensitive components, e.g. diodes. As is to be clearly understood, the specific arrangement of these polarity-sensitive components is given as an example and may be inverted in order to achieve the described functionality, depending on whether the first conductivity type means n-type or p-type.
- As employed in this specification, the terms “coupled” and/or “electrically coupled” are not meant to mean that the elements must be directly coupled together—intervening elements may be provided between the “coupled” or “electrically coupled” elements. The term “electrically connected” intends to describe a low-ohmic electric connection between the elements electrically connected together.
- As used herein, the terms “having”, “containing”, “including”, “comprising” and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles “a”, “an” and “the” are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.
- The terms “lateral” and “horizontal” as used in this specification intends to describe an orientation parallel to a first surface of a semiconductor substrate or semiconductor body. This can be for instance the surface of a wafer or a die.
- The term “vertical” as used in this specification intends to describe an orientation which is arranged perpendicular to the first surface of the semiconductor substrate or semiconductor body.
-
FIG. 1 illustrates a perspective view of asemiconductor device 100 according to an embodiment. Thesemiconductor device 100 shown inFIG. 1 comprises afirst ridge 120 and asecond ridge 130 that extend from a firstmain surface 110 of asemiconductor substrate 10. The first andsecond ridges FIG. 1 . Abody region 230 is disposed in a portion of thesemiconductor substrate 10 between thefirst ridge 120 and thesecond ridge 130. Accordingly, an upper surface of the first and thesecond ridges body region 230. Thesemiconductor device 100 further comprises agate electrode 240 that is adjacent to thebody region 230. Thegate electrode 240 runs in the first direction. For example, the first andsecond ridges source region 210 is disposed in thefirst ridge 120, and adrain region 220 is disposed in thesecond ridge 130. Accordingly, thesemiconductor device 100 implements a transistor. When an appropriate voltage is applied between a source terminal coupled to thesource region 210 and a drain terminal coupled to thedrain region 220, and further a suitable voltage is applied to thegate electrode 240, a current flows between thesource region 210 and thedrain region 220, the current being controlled by thegate electrode 240. Agate dielectric layer 235 which may comprise silicon oxide, silicon nitride or any other suitable dielectric material is disposed between thegate electrode 240 and thebody region 230. - According to the embodiment illustrated in
FIG. 1 , thebody region 230 has a flat surface. In other words, the firstmain surface 110 of thesemiconductor substrate 10 may be flat. According to an embodiment, thefirst ridge 120 may be made of a material that is selected from the group consisting of polycrystalline silicon, monocrystalline silicon and a conductive material. For example, thefirst ridge 120 may be made of doped polysilicon material or of titanium nitride (TiN). - According to an embodiment, the
second ridge 130 may be formed of monocrystalline silicon. For example, thesecond ridge 130 may be etched in themonocrystalline silicon substrate 10. The material of thefirst ridge 120 may be doped with a higher doping concentration than the material of thesecond ridge 130. According to the embodiment shown inFIG. 1 , a current flow is accomplished perpendicularly with respect to thegate electrodes 240 that extend in the first direction. Since the source and thedrain regions regions drain regions regions - According to an embodiment, the width w1, w2 of the first and
second ridges first ridge 120 may be different from the width of thesecond ridge 130. The distance d between thefirst ridge 120 and thesecond ridge 130 may be 30 to 300 nm. The distance between thefirst ridge 120 and thesecond ridge 130 corresponds to the channel length of the transistor. The height h of the first andsecond ridges main surface 110 may be 200 to 2000 nm. According to an embodiment, the height of thefirst ridge 120 may be equal to the height of thesecond ridge 130. According to a further embodiment, the height of thefirst ridge 120 is different from the height of thesecond ridge 130. By setting an appropriate height of thesecond ridge 130, the ability of the power MOSFET to withstand a high drain-source voltage when being switched off, can be adjusted. - As is further illustrated in
FIG. 1 , thesemiconductor device 100 may comprise a plurality of transistors in the manner described above which are connected in parallel. According to this embodiment, a plurality offirst ridges 120 is connected with a source potential 270, a plurality ofsecond ridges 130 is connected with adrain potential 275, and a plurality ofgate electrodes 240 is connected with agate potential 280. - According to a further embodiment, as will be further explained below, such a semiconductor device including a plurality of transistors connected in parallel may be a component of a so-called ADZFET. According to this embodiment, several of the transistor arrays or blocks illustrated in
FIG. 1 are connected in series. The transistor arrays are insulated from each other by suitable insulation trenches. -
FIG. 2 illustrates a perspective view of asemiconductor device 100 according to a further embodiment.FIG. 2 shows the same components as those discussed with respect toFIG. 1 . Moreover, in addition to the embodiment ofFIG. 1 ,further ridges 140 are formed in the firstmain surface 110 of thesemiconductor substrate 10 so that thebody regions 230 of each of the transistors have the shape of a ridge. Thefurther ridges 140 extend in the second direction, i.e. the y direction. An upper surface of the first and thesecond ridges further ridges 140. According to this embodiment, thegate electrode 240 is disposed at at least two sides of thefurther ridges 140 in which thebody region 230 is disposed. - As is further illustrated in
FIG. 2 , thesemiconductor device 100 may comprise a plurality of transistors in the manner described above which are connected in parallel. According to this embodiment, a plurality offirst ridges 120 is connected with a source potential 270, a plurality ofsecond ridges 130 is connected with adrain potential 275, and a plurality ofgate electrodes 240 is connected with agate potential 280. - According to a further embodiment, as will be further explained below, such a semiconductor device including a plurality of transistors connected in parallel may be a component of a so-called ADZFET. According to this embodiment, several of the transistor arrays or blocks illustrated in
FIG. 2 are connected in series. The transistor arrays are insulated from each other by suitable insulation trenches. - In comparison with the embodiment illustrated in
FIG. 1 , the transistor ofFIG. 2 has an improved sub-threshold slope of the source-drain current in dependence from the applied gate voltage. Due to the improved sub-threshold slope such a FinFET may be switched at a higher speed. Further, the conductivity of the transistor is improved in comparison with transistors having a planar electrode. - In addition, the
source region 210 and thedrain region 220 are disposed inridges ridges 140 of thebody region 230. Accordingly, the width of the source and drainregions ridge 140. For example, the width of theridge 140 may be set so that thebody region 230 may be fully depleted, and the width of the source and drainregions device 100. Further, the width of thesource region 210 and the width of thedrain region 220 may set independently from each other. Due to the special arrangement, the mechanical stability may be improved. Due to the possibility to choose the width of the fins independently from each other, the design of a transistor cell may be further optimized. - The sizes of the individual components of
FIG. 2 may be equal to those ofFIG. 1 . According to this embodiment, the height h of the first andsecond ridges further ridges 140, and has the size as discussed above. Further, the widths of the further ridges 140 w3 may be selected so that thebody region 230 of the individual transistors may be fully depleted when a gate voltage is applied. - For example, the width w3 of the
further ridges 140, may satisfy the relationship: w3<2*ld, wherein ld denotes a maximum length of a depletion zone which is formed at the interface between thegate dielectric layer 235 and thebody region 230. For example, in a case in which there is a constant doping concentration in the doped regions, the length of the depletion zone may be determined as: -
- wherein εs denotes the permittivity of the semiconductor material (11.9×ε0 for silicon, ε0=8.85×10−14 F/cm), k denotes the Boltzmann constant (1.38066×10−23 J/k), T denotes the temperature, ln the denotes the natural logarithm, NA denotes the impurity concentration of the semiconductor body, ni denotes the intrinsic carrier concentration (1.45×1010 cm−3 for silicon at 27° C.), and q denotes the elementary charge (1.6×10−19 C). In case of varying doping concentrations, the above formula may be adapted using corresponding electrostatic calculations.
- Generally, the length of the depletion zone varies with the applied gate voltage. Further, it is assumed that in a transistor the length of the depletion zone at a gate voltage corresponding to the threshold voltage corresponds to the maximum length of the depletion zone. For example, the width w3 of the
further ridges 140 may be approximately 20 to 120 nm, for example, 50 to 100 nm. According to further embodiments, the width w3 of thefurther ridges 140 may be much smaller than the double of the maximum length of the depletion zone, for example: w3<1.5*ld or less. - Although according to the embodiment of
FIG. 2 , the distances betweenadjacent ridges -
FIGS. 3A to 3D illustrate various views of the semiconductor device.FIG. 3A illustrates a plan view of the semiconductor device. As is shown, first andsecond ridges second ridges gate electrodes 240 by means of an insulatingmaterial 235 that forms the gate dielectric material. Thegate electrodes 240 run parallel to the first andsecond ridges gate electrode 240 may be omitted from every second trench disposed between adrain region 220 and asource region 210. -
FIG. 3B shows a cross-sectional view of the semiconductor device which is taken between the line labelled I and I illustrated inFIG. 3A . The cross-sectional view ofFIG. 3B is taken along aridge 140 of thebody region 230. As is illustrated, theridges main surface 110 of thesemiconductor substrate 10. Thebody region 230 is disposed adjacent to thesource region 210 and thedrain region 220. Thegate electrode 240 is disposed adjacent to thebody region 230. Thegate electrode 240 is insulated from thebody region 230 by agate dielectric layer 235. Thegate dielectric layer 235 may have a thickness of approximately 5 to 60 nm. An insulatingmaterial 250 is disposed in the spaces betweenadjacent ridges -
FIG. 3C shows a cross-sectional view of the semiconductor substrate taken along the line labelled II and II illustrated inFIG. 3A . In particular, the cross-sectional view ofFIG. 3C is taken between twoadjacent ridges 140 in thebody region 230. As is shown inFIG. 3C , an upper side of thegate electrode 240 is disposed at approximately the same height as an upper side of thegate electrode 240 illustrated inFIG. 3B . As is further shown inFIG. 3C , thegate electrode 240 extends along a portion of thedrain region 220. Accordingly, when the transistor is switched off, a charge compensation within thedrain region 220 may take place. In an upper portion of thedrain region 220, a charge compensation may take place due to the presence ofadjacent source regions 210 which are insulated by means of a relatively thindielectric layer 250. Due to the charge compensation, the ability of the transistor to withstand high drain-source voltages when being switched off, can be further increased. -
FIG. 3D shows a cross-sectional view of the semiconductor device along a direction perpendicularly with respect to theridges 140 in thebody region 230. The cross-sectional view ofFIG. 3D is parallel to any of the first andsecond ridges FIG. 3A . As is illustrated,further ridges 140 are formed so that the transistors form FinFETs. Further, agate electrode 240 is disposed over thebody regions 230. Thegate electrode 240 is insulated from theadjacent body region 230 by agate dielectric layer 235. An insulatingmaterial 250 fills the upper portion of the spaces betweenadjacent ridges -
FIGS. 4A and 4B show examples of equivalent circuit diagrams of integrated circuits that may comprise the semiconductor devices according to an embodiment. As is illustrated inFIG. 4A , theintegrated circuit 400 comprises afirst transistor 401 and a plurality of second transistors 403 1, 403 2, . . . 403 N. Thefirst transistor 401 comprises asource region 410, adrain region 420 and agate electrode 430. For example, thefirst transistor 401 may be implemented as a so-called enhancement or normally-off field effect transistor. Usually, at a gate voltage Vg=0 V, thefirst transistor 401 is in an off-state. If a suitable gate voltage, is applied to thegate electrode 430, thefirst transistor 401 is switched to an on-state, the polarity of the gate voltage depending on whether the FET is a n-channel FET or a p-channel FET. The second transistors 403 1, . . . 403 N may be implemented as depletion field effect transistors or normally-on field effect transistors which means that at a gate voltage of 0 V they are in an on-state. Further, by applying a suitable gate voltage, the second transistors are switched off, the polarity of the gate voltage depending on whether it is a p-channel FET or an n-channel FET. The second transistors 403 1, . . . 403 N comprise asource region 461 1, . . . 461 N, a drain region 462 1, . . . 462 N, and gate electrode 463 1, . . . 463 N. - The plurality of second transistors 403 1 to 403 N are connected in series with each other and to the
first transistor 401. According to an interpretation, the series of second transistors 403 1 to 403 N acts as adrift zone 402 of thefirst transistor 401. According to this interpretation, terminal 51 acts as a drain terminal of the resultingpower semiconductor device 400. - As is further illustrated in
FIG. 4A , the output of thefirst transistor 401 at the terminal 52 is applied to transistor 403 2 as gate voltage Vgs1. Moreover, the source voltage of thefirst transistor 401 is also applied as the gate voltage to the transistor 403 1. Each of the second transistors 403 1 . . . 403 N has its gate electrode 463 1, . . . 463 N connected to the drain terminal 462 1, . . . 462 N of another one of the second transistors 403 1, . . . 403 N or thesource 410 or thedrain terminal 420 of thefirst transistor 401. Accordingly, the output of any transistor in the transistor series determines the gate voltage which is applied to a transistor at a later position within the series. Hence, depending on the output at thedrain region 420, the overall resistance of the series of the second transistors 403 1 to 403 N can be determined. The semiconductor device thus forms a so-called ADZFET (“active drift zone field effect transistor”). According to an embodiment, any of thefirst transistor 401 and the series of the second transistors 403 1 to 403 n may be implemented by the transistor described with reference toFIGS. 1 to 3 . - According to an embodiment, an
integrated circuit 400 comprises afirst transistor 401 at least partially formed in asemiconductor substrate 10, thefirst transistor 401 comprising afirst body region 450 and afirst gate electrode 430. Theintegrated circuit 400 further comprises a plurality of second transistors 403 1, . . . 403 N connected in series with respect to the further second transistors to form a series circuit, the series circuit being connected in series with thefirst transistor 401. At least one of the second transistors 403 1, . . . 403 N comprises afirst ridge 120 and asecond ridge 130 extending from a firstmain surface 110 of thesemiconductor substrate 10. The first and thesecond ridges second body region first ridge 120 and thesecond ridge 130, the first and thesecond ridge body region 230, and asecond gate electrode 240, 463 1, . . . 463 N of said one of the second transistors 403 1, . . . 403 N is disposed adjacent to thesecond body region second gate electrode 240, 463 1, . . . 463 N runs in the first direction. - According to another embodiment, the
integrated circuit 400 comprises afirst transistor 401 that is at least partially formed in asemiconductor substrate 10, thefirst transistor 401 comprising afirst body region 450 and afirst gate electrode 430. The integrated circuit further includes a plurality of second transistors 403 1, . . . 403 N connected in series with respect to the further second transistors to form a series circuit, the series circuit being connected in series with thefirst transistor 401. Thefirst transistor 401 comprises afirst ridge 120 and asecond ridge 130 extending from a firstmain surface 110 of thesemiconductor substrate 10, the first and thesecond ridges first body region semiconductor substrate 10 between thefirst ridge 120 and thesecond ridge 130. Thefirst gate electrode first body region first gate electrode -
FIG. 4B shows an equivalent circuit diagram of anintegrated circuit 419 according to a further embodiment. Theintegrated circuit 419 ofFIG. 4B additionally comprises a plurality of clamping elements 415 0 to 415 4. Each of the clamping elements 415 0, . . . 415 4 is connected parallel to each of the second transistors 413 1, . . . 413 N and thefirst transistor 411, respectively. For example the clamping elements 415 0, . . . 415 4 may include Zener diodes or other suitable elements such as tunnel diodes, pin diodes, avalanche diodes or the like. The clamping elements 415 0, . . . 415 4 provide an over-voltage protection of the single transistors. A detailed description of the clamping elements 415 0, . . . 415 4 is omitted in the following description. Nevertheless, as is clearly to be understood, the clamping elements 415 0, . . . 415 4 may be easily accomplished by way of correspondingly implanted semiconductor areas in the peripheries of the illustrated cross-sectional views. InFIG. 4A , the series of second transistors 413 1, . . . 413 N implement thedrift zone 412. -
FIGS. 4A and 4B merely represent equivalent circuit diagrams for interconnecting elements of the integrated circuit. As is to be clearly understood, according to further embodiments different interconnection schemes may be employed. As has been described in the foregoing, at least one of the second transistors may be implemented in the manner illustrated inFIGS. 1 and 2 , respectively. Nevertheless, as is to be clearly understood, also the first transistor or only thefirst transistor FIGS. 1 and 2 . - While embodiments of the invention have been described above, it is obvious that further embodiments may be implemented. For example, further embodiments may comprise any subcombination of features recited in the claims or any subcombination of elements described in the examples given above. Accordingly, this spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.
Claims (11)
1. A semiconductor device, comprising:
a first ridge and a second ridge extending from a first main surface of a semiconductor substrate, the first and second ridges running in a first direction;
a body region disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, the first and second ridges being connected with the body region;
a plurality of further ridges formed in the body region, the further ridges extending in a second direction intersecting the first direction; and
a gate electrode adjacent to the body region, the gate electrode running in the first direction, the gate electrode being disposed at at least two sides of the further ridges.
2. The semiconductor device of claim 1 , wherein a source region is disposed in the first ridge and a drain region is disposed in the second ridge.
3. The semiconductor device of claim 1 , wherein the first and the second ridges each comprise a semiconductor material and are doped with dopants of a first conductivity type.
4. The semiconductor device of claim 1 , wherein the first ridge comprises a material selected from the group consisting of polycrystalline silicon, monocrystalline silicon, a semiconductor material and a conductive material.
5. The semiconductor device of claim 1 , wherein the second ridge comprises monocrystalline silicon.
6. The semiconductor device of claim 1 , wherein a width of the first ridge is different from a width of the second ridge, the widths being measured perpendicularly with respect to the first direction.
7. The semiconductor device of claim 1 , further comprising additional first and second ridges, additional body regions and additional gate electrodes, wherein the first ridges are held at a source potential, wherein the second ridges are held at a drain potential, and wherein the gate electrodes are held at a gate potential.
8. The semiconductor device of claim 3 , wherein the first ridge is doped with dopants of the first conductivity type along an entire height of the first ridge.
9. The semiconductor device of claim 3 , wherein the second ridge is doped with dopants of the first conductivity type along an entire height of the second ridge.
10. The semiconductor device of claim 2 , wherein the source region extends to a bottom side of the first ridge.
11. The semiconductor device of claim 2 , wherein the drain region extends to a bottom side of the second ridge.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/017,493 US20160155802A1 (en) | 2013-07-01 | 2016-02-05 | Semiconductor Device Having Ridges Running in Different Directions |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/932,564 US9269711B2 (en) | 2013-07-01 | 2013-07-01 | Semiconductor device |
US15/017,493 US20160155802A1 (en) | 2013-07-01 | 2016-02-05 | Semiconductor Device Having Ridges Running in Different Directions |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/932,564 Continuation US9269711B2 (en) | 2013-07-01 | 2013-07-01 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160155802A1 true US20160155802A1 (en) | 2016-06-02 |
Family
ID=52106416
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/932,564 Expired - Fee Related US9269711B2 (en) | 2013-07-01 | 2013-07-01 | Semiconductor device |
US15/017,493 Abandoned US20160155802A1 (en) | 2013-07-01 | 2016-02-05 | Semiconductor Device Having Ridges Running in Different Directions |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/932,564 Expired - Fee Related US9269711B2 (en) | 2013-07-01 | 2013-07-01 | Semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (2) | US9269711B2 (en) |
CN (1) | CN104282757B (en) |
DE (1) | DE102014108786A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9007117B2 (en) * | 2013-08-02 | 2015-04-14 | Infineon Technologies Dresden Gmbh | Solid-state switching device having a high-voltage switching transistor and a low-voltage driver transistor |
US9368408B2 (en) * | 2013-12-27 | 2016-06-14 | Infineon Technologies Dresden Gmbh | Method of manufacturing a semiconductor device with buried channel/body zone and semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010040273A1 (en) * | 2000-05-10 | 2001-11-15 | Koninklijke Philips Electronics N.V. | Semiconductor device |
US20040061103A1 (en) * | 1997-11-10 | 2004-04-01 | Kendall Don L. | Quantum ridges and tips |
US20080061320A1 (en) * | 2006-09-08 | 2008-03-13 | Qimonda Ag | Transistor, Memory Cell Array and Method of Manufacturing a Transistor |
US20080203444A1 (en) * | 2007-02-27 | 2008-08-28 | Samsung Electronics Co., Ltd. | Multi-finger transistor and method of manufacturing the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4692643A (en) * | 1983-10-28 | 1987-09-08 | Hitachi, Ltd. | Semiconductor switching device having plural MOSFET's, GTO's or the like connected in series |
JP4233381B2 (en) * | 2003-05-21 | 2009-03-04 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
US7279997B2 (en) * | 2005-10-14 | 2007-10-09 | Freescale Semiconductor, Inc. | Voltage controlled oscillator with a multiple gate transistor and method therefor |
US8624302B2 (en) * | 2010-02-05 | 2014-01-07 | Fairchild Semiconductor Corporation | Structure and method for post oxidation silicon trench bottom shaping |
US8455948B2 (en) | 2011-01-07 | 2013-06-04 | Infineon Technologies Austria Ag | Transistor arrangement with a first transistor and with a plurality of second transistors |
US8569842B2 (en) | 2011-01-07 | 2013-10-29 | Infineon Technologies Austria Ag | Semiconductor device arrangement with a first semiconductor device and with a plurality of second semiconductor devices |
-
2013
- 2013-07-01 US US13/932,564 patent/US9269711B2/en not_active Expired - Fee Related
-
2014
- 2014-06-24 DE DE201410108786 patent/DE102014108786A1/en not_active Withdrawn
- 2014-06-27 CN CN201410302041.6A patent/CN104282757B/en not_active Expired - Fee Related
-
2016
- 2016-02-05 US US15/017,493 patent/US20160155802A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040061103A1 (en) * | 1997-11-10 | 2004-04-01 | Kendall Don L. | Quantum ridges and tips |
US20010040273A1 (en) * | 2000-05-10 | 2001-11-15 | Koninklijke Philips Electronics N.V. | Semiconductor device |
US20080061320A1 (en) * | 2006-09-08 | 2008-03-13 | Qimonda Ag | Transistor, Memory Cell Array and Method of Manufacturing a Transistor |
US20080203444A1 (en) * | 2007-02-27 | 2008-08-28 | Samsung Electronics Co., Ltd. | Multi-finger transistor and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN104282757B (en) | 2017-05-17 |
US20150001629A1 (en) | 2015-01-01 |
CN104282757A (en) | 2015-01-14 |
US9269711B2 (en) | 2016-02-23 |
DE102014108786A1 (en) | 2015-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9419130B2 (en) | Semiconductor device and integrated circuit | |
US10002959B2 (en) | Semiconductor device comprising a temperature sensor, temperature sensor and method of manufacturing a semiconductor device comprising a temperature sensor | |
US9893178B2 (en) | Semiconductor device having a channel separation trench | |
US10170615B2 (en) | Semiconductor device including a lateral transistor | |
US20140151798A1 (en) | Semiconductor Device and Method of Manufacturing a Semiconductor Device | |
US20160268423A1 (en) | Semiconductor Device, Integrated Circuit and Method of Manufacturing a Semiconductor Device | |
US20120267704A1 (en) | Transistor arrangement with a mosfet | |
US9825129B2 (en) | Transistor device | |
US9917163B2 (en) | Semiconductor device comprising a field effect transistor and method of manufacturing the semiconductor device | |
US9825148B2 (en) | Semiconductor device comprising an isolation trench | |
US9893158B2 (en) | Semiconductor device comprising a gradually increasing field dielectric layer and method of manufacturing a semiconductor device | |
US9614064B2 (en) | Semiconductor device and integrated circuit | |
US10109734B2 (en) | Semiconductor device comprising a transistor | |
US10381477B2 (en) | Power transistor having perpendicularly-arranged field plates and method of manufacturing the same | |
US9985126B2 (en) | Semiconductor device comprising a first gate electrode and a second gate electrode | |
CN106169464A (en) | Including power transistor and the transistor layout of voltage limiting device | |
US20160155802A1 (en) | Semiconductor Device Having Ridges Running in Different Directions | |
US9825170B2 (en) | Semiconductor device comprising a transistor array and a termination region and method of manufacturing such a semiconductor device | |
US10068975B2 (en) | Semiconductor device having field plate structures, source regions and gate electrode structures between the field plate structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AUSTRIA AG, AUSTRIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TEGEN, STEFAN;REEL/FRAME:037679/0712 Effective date: 20130829 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |