US20150364439A1 - Semiconductor device having power distribution using bond wires - Google Patents
Semiconductor device having power distribution using bond wires Download PDFInfo
- Publication number
- US20150364439A1 US20150364439A1 US14/302,425 US201414302425A US2015364439A1 US 20150364439 A1 US20150364439 A1 US 20150364439A1 US 201414302425 A US201414302425 A US 201414302425A US 2015364439 A1 US2015364439 A1 US 2015364439A1
- Authority
- US
- United States
- Prior art keywords
- power supply
- ground
- bond
- bond pads
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 19
- 230000002093 peripheral effect Effects 0.000 claims abstract description 33
- 235000008694 Humulus lupulus Nutrition 0.000 claims abstract description 30
- 239000002184 metal Substances 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000002372 labelling Methods 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30101—Resistance
Definitions
- the present invention relates generally to semiconductor devices, and more particularly to power distribution connections between the device package and an integrated circuit die.
- an integrated circuit (IC) die is mounted on a substrate within a package housing with bond wires providing electrical connections between bond pads on the substrate and bond pads located around the periphery of the top surface of the die. Some of those electrical connections are for transmitting signals to and from the die, while others are for providing power to the die in the form of power supply and ground voltages.
- a bond wire power connection (i.e., either power supply or ground voltage) involves a bond wire connecting a power supply bond pad on the substrate to a power supply bond pad on the periphery of the top surface of the die.
- the voltage is then routed horizontally and/or vertically into the die using metal traces within the die's bond pad layer and/or metal vias to one or more locations within one or more particular die layers within the interior of the die where that voltage is needed.
- the present invention provides an improved method of routing power and ground voltages from the device leads to the integrated circuit die.
- FIG. 1A is a simplified top plan view of a portion of a semiconductor device according to an embodiment of the present invention.
- FIG. 1B is a simplified top plan view of a portion of a semiconductor device according to an embodiment of the present invention.
- FIG. 1C is a partial cross-sectional view of the semiconductor device of FIG. 1B taken along the line 1 C- 1 C;
- FIG. 1D is a simplified top plan view of a portion of a semiconductor device according to an embodiment of the present invention.
- One embodiment of the present invention is a semiconductor device comprising a top surface having a periphery and an interior region located within the periphery; peripheral power supply and ground bond pads located at the periphery; array power supply and ground bond pads located within the interior region; and a mesh power grid.
- the mesh power grid comprises one or more power supply rows comprising two or more bond wire hops interconnecting corresponding peripheral power supply bond pads and array power supply bond pads; one or more power supply columns comprising two or more bond wire hops interconnecting corresponding peripheral power supply bond pads and array power supply bond pads; one or more ground rows comprising two or more bond wire hops interconnecting corresponding peripheral ground bond pads and array ground bond pads; and one or more ground columns comprising two or more bond wire hops interconnecting corresponding peripheral ground bond pads and array ground bond pads.
- FIG. 1A shows a simplified top plan view of an inner power distribution layer 102 of a die 100 , which is similar to existing layers in conventional dies. Shown in FIG. 1A is the periphery 104 , which is located at the top surface of the die 100 , and the inner power distribution layer 102 , which exists within the die 100 .
- Die 100 typically has a number of different instances of inner power distribution layer 102 at different depths within die 100 , each of which is used for a specific voltage level, such as the power supply voltage level or the ground voltage level.
- Periphery 104 has a number of peripheral bond pads, such as power supply bond pads 106 , ground bond pads 108 , and, in some embodiments, signal bond pads (not shown).
- a power supply voltage is conveyed from off the die 100 to the peripheral power supply bond pads 106 via bond wires (not shown) and then to one or more instances of the inner power distribution layer 102 .
- a ground voltage is conveyed from off the die 100 to the peripheral ground bond pads 108 via bond wires (not shown) and then to one or more other instances of the inner power distribution layer 102 .
- FIG. 1B shows a simplified top plan view of top surface 110 of die 100 prior to attachment of any bond wires, in accordance with an embodiment of the disclosure.
- top surface 110 has an interior region 115 located within the periphery 104 .
- Interior region 115 has a distribution of array power supply bond pads 114 and array ground bond pads 118 .
- FIG. 1C shows a cross-sectional view of the peripheral power supply bond pads 106 and array power supply bond pads 114 taken along the line 1 C- 1 C in FIG. 1B .
- the peripheral power supply bond pads 106 extend the thickness of the die 100 .
- the array power supply bond pads 114 have extending below them vias 111 that distribute power to an inner power distribution layer. Vias may also be provided below array ground bond pads 118 (not shown in FIG. 1C ).
- bond wires 112 are bonded across the top surface 110 to form a mesh power grid 124 of hops 116 aligned in rows 120 and columns 122 .
- a mesh power grid 124 of hops 116 aligned in rows 120 and columns 122 .
- FIG. 1D there are six full rows 120 , three of which are power supply rows and three of which are ground rows, each having four hops 116 , and four full columns 122 , two of which are power supply columns and two or which are ground columns, each having three hops 116 . It should be understood that alternative embodiments may have more or fewer rows and/or columns having more or fewer hops.
- die 100 has three partial power supply columns of hops and three partial ground columns of hops, where each partial column has a pair of array power supply bond pads or a pair of array ground bond pads connected by a single hop. Note that, the two array bond pads in each of these pairs are also part of two different rows of hops.
- the partial power supply columns connect adjacent or proximate rows of array power supply bond pads, and the partial ground columns connect adjacent or proximate rows of array ground bond pads.
- the partial power supply and ground columns provide additional connections throughout the power mesh grid 124 to further assist in distributing voltages in the die 100 .
- the bond wires 112 are insulated using an organic coating or an oxide of metal from which the wire is made.
- Non-insulated wires may be used in some embodiments for some or all of the hops, provided the non-insulated wires for different voltage levels do not electrically interfere with each other.
- the bond wires for one voltage level e.g., a power supply voltage
- the bond wires for a different voltage level e.g., a ground voltage
- the bond wires forming the rows may be insulated, while the bond wires forming the columns may be non-insulated, or vice-versa.
- voltages according to the invention are routed horizontally from peripheral bond pads 106 and 108 through bond wires 112 to corresponding array bond pads 114 and 118 located within the interior region 115 of the top surface 110 . Vias 111 below the array bond pads 114 and 118 then bring the voltages vertically down to the particular inner power distribution layers 102 where they are needed.
- a mesh power grid 124 of bond wires 112 across the top surface 110 helps eliminate the need for a power grid at the die level. Reducing the need for an interior-layer power grid frees up resources for interior-layer signal routing and improves the design efficiency through die area reduction.
- the mesh power grid 124 can further provide better thermal dissipation. There is also better uniformity in power supply and ground voltage distribution since insulated wires allow cross-over between power supply and ground hops.
- the IR drop for semiconductor devices made in accordance with embodiments of the present disclosure can be significantly lower than IR drops for comparable devices of the prior art.
- IR drop improved by up to 50%.
- the decreased IR drop effectively increases the supply voltage to each transistor in the design by this amount leading to faster operation and improved design performance.
- mesh power grid 124 helps overcome the drawbacks of designs that permit only a limited number of pads on the periphery since power supply and ground pads can be removed while still remaining within IR drop specification targets.
Abstract
Description
- The present invention relates generally to semiconductor devices, and more particularly to power distribution connections between the device package and an integrated circuit die.
- According to some conventional designs for semiconductor devices an integrated circuit (IC) die is mounted on a substrate within a package housing with bond wires providing electrical connections between bond pads on the substrate and bond pads located around the periphery of the top surface of the die. Some of those electrical connections are for transmitting signals to and from the die, while others are for providing power to the die in the form of power supply and ground voltages.
- In a conventional packaged semiconductor device, a bond wire power connection (i.e., either power supply or ground voltage) involves a bond wire connecting a power supply bond pad on the substrate to a power supply bond pad on the periphery of the top surface of the die. The voltage is then routed horizontally and/or vertically into the die using metal traces within the die's bond pad layer and/or metal vias to one or more locations within one or more particular die layers within the interior of the die where that voltage is needed.
- In order to keep IC dies as small as possible, die layers are kept as thin as possible, and the area of the die layers is kept as small as possible. As a result, the resistances of the conductive traces used to propagate power currents within the die layers are relatively high, resulting in relatively high IR drop. The present invention provides an improved method of routing power and ground voltages from the device leads to the integrated circuit die.
- Embodiments of the present disclosure are illustrated by way of example and are not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the thicknesses of connections and regions may be exaggerated for clarity.
-
FIG. 1A is a simplified top plan view of a portion of a semiconductor device according to an embodiment of the present invention; -
FIG. 1B is a simplified top plan view of a portion of a semiconductor device according to an embodiment of the present invention; -
FIG. 1C is a partial cross-sectional view of the semiconductor device ofFIG. 1B taken along theline 1C-1C; and -
FIG. 1D is a simplified top plan view of a portion of a semiconductor device according to an embodiment of the present invention. - Detailed illustrative embodiments of the present disclosure are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present disclosure. Embodiments of the present disclosure may be embodied in many alternative forms and should not be construed as limited to only the embodiments set forth herein. Further, the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the disclosure.
- One embodiment of the present invention is a semiconductor device comprising a top surface having a periphery and an interior region located within the periphery; peripheral power supply and ground bond pads located at the periphery; array power supply and ground bond pads located within the interior region; and a mesh power grid. The mesh power grid comprises one or more power supply rows comprising two or more bond wire hops interconnecting corresponding peripheral power supply bond pads and array power supply bond pads; one or more power supply columns comprising two or more bond wire hops interconnecting corresponding peripheral power supply bond pads and array power supply bond pads; one or more ground rows comprising two or more bond wire hops interconnecting corresponding peripheral ground bond pads and array ground bond pads; and one or more ground columns comprising two or more bond wire hops interconnecting corresponding peripheral ground bond pads and array ground bond pads.
-
FIG. 1A shows a simplified top plan view of an innerpower distribution layer 102 of adie 100, which is similar to existing layers in conventional dies. Shown inFIG. 1A is theperiphery 104, which is located at the top surface of thedie 100, and the innerpower distribution layer 102, which exists within the die 100. Die 100 typically has a number of different instances of innerpower distribution layer 102 at different depths within die 100, each of which is used for a specific voltage level, such as the power supply voltage level or the ground voltage level. Periphery 104 has a number of peripheral bond pads, such as powersupply bond pads 106,ground bond pads 108, and, in some embodiments, signal bond pads (not shown). - A power supply voltage is conveyed from off the
die 100 to the peripheral powersupply bond pads 106 via bond wires (not shown) and then to one or more instances of the innerpower distribution layer 102. Similarly, a ground voltage is conveyed from off thedie 100 to the peripheralground bond pads 108 via bond wires (not shown) and then to one or more other instances of the innerpower distribution layer 102. -
FIG. 1B shows a simplified top plan view oftop surface 110 of die 100 prior to attachment of any bond wires, in accordance with an embodiment of the disclosure. As shown inFIG. 1B ,top surface 110 has aninterior region 115 located within theperiphery 104.Interior region 115 has a distribution of array powersupply bond pads 114 and arrayground bond pads 118. -
FIG. 1C shows a cross-sectional view of the peripheral powersupply bond pads 106 and array powersupply bond pads 114 taken along theline 1C-1C inFIG. 1B . The peripheral powersupply bond pads 106 extend the thickness of the die 100. The array powersupply bond pads 114 have extending below them vias 111 that distribute power to an inner power distribution layer. Vias may also be provided below array ground bond pads 118 (not shown inFIG. 1C ). - Referring now to
FIG. 1D ,bond wires 112 are bonded across thetop surface 110 to form amesh power grid 124 ofhops 116 aligned inrows 120 andcolumns 122. In particular, for each peripheral powersupply bond pad 106 located on the left edge of die 100 as shown inFIG. 1D , there are one or more corresponding array powersupply bond pads 114 and a corresponding peripheral powersupply bond pad 106 located on the right edge of die 100, all of which are interconnected by a fullpower supply row 120 of wire-bond hops 116 in the mesh. Similarly, for each peripheral powersupply bond pad 106 located on the top edge of die 100 as shown inFIG. 1D , there are one or more corresponding array powersupply bond pads 114 and a corresponding peripheral powersupply bond pad 106 located on the bottom edge of die 100, all of which are interconnected by a fullpower supply column 122 of wire-bond hops 116 in the mesh. The analogous is also true for each peripheralground bond pad 108 located on the left edge and on the top edge ofdie 100 to form corresponding full ground rows and full ground columns of wire-bond hops in the mesh. - In the exemplary embodiment shown in
FIG. 1D , there are sixfull rows 120, three of which are power supply rows and three of which are ground rows, each having fourhops 116, and fourfull columns 122, two of which are power supply columns and two or which are ground columns, each having threehops 116. It should be understood that alternative embodiments may have more or fewer rows and/or columns having more or fewer hops. - In addition, there may be one or more partial rows and/or columns of hops. In particular, die 100 has three partial power supply columns of hops and three partial ground columns of hops, where each partial column has a pair of array power supply bond pads or a pair of array ground bond pads connected by a single hop. Note that, the two array bond pads in each of these pairs are also part of two different rows of hops. The partial power supply columns connect adjacent or proximate rows of array power supply bond pads, and the partial ground columns connect adjacent or proximate rows of array ground bond pads. The partial power supply and ground columns provide additional connections throughout the
power mesh grid 124 to further assist in distributing voltages in thedie 100. - Preferably the
bond wires 112 are insulated using an organic coating or an oxide of metal from which the wire is made. Non-insulated wires may be used in some embodiments for some or all of the hops, provided the non-insulated wires for different voltage levels do not electrically interfere with each other. For instance, the bond wires for one voltage level (e.g., a power supply voltage) may be insulated while the bond wires for a different voltage level (e.g., a ground voltage) may be non-insulated. In another embodiment, the bond wires forming the rows may be insulated, while the bond wires forming the columns may be non-insulated, or vice-versa. - Instead of routing voltages from
peripheral bond pads power distribution layer 102 ofFIG. 1A , as in the prior art, voltages according to the invention are routed horizontally fromperipheral bond pads bond wires 112 to correspondingarray bond pads interior region 115 of thetop surface 110.Vias 111 below thearray bond pads - Employing a
mesh power grid 124 ofbond wires 112 across thetop surface 110 helps eliminate the need for a power grid at the die level. Reducing the need for an interior-layer power grid frees up resources for interior-layer signal routing and improves the design efficiency through die area reduction. Themesh power grid 124 can further provide better thermal dissipation. There is also better uniformity in power supply and ground voltage distribution since insulated wires allow cross-over between power supply and ground hops. - As a result, the IR drop for semiconductor devices made in accordance with embodiments of the present disclosure can be significantly lower than IR drops for comparable devices of the prior art. In the devices employing a mesh power grid of the invention, IR drop improved by up to 50%. The decreased IR drop effectively increases the supply voltage to each transistor in the design by this amount leading to faster operation and improved design performance.
- Further, using the
mesh power grid 124 helps overcome the drawbacks of designs that permit only a limited number of pads on the periphery since power supply and ground pads can be removed while still remaining within IR drop specification targets. - Although the invention has been described in the context of a mesh power grid distributing a single power supply voltage and a single ground voltage, it will be understood that the invention can also be implemented in the context of a mesh power grid having three or more different voltage levels, such as two or more different power supply voltage levels and one or more different ground levels.
- As used herein, the singular forms “a,” “an,” and “the,” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It further will be understood that the terms “comprises,” “comprising,” “has,” “having,” “includes,” and/or “including” specify the presence of stated features, steps, or components, but do not preclude the presence or addition of one or more other features, steps, or components. It also should be noted that, in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
- Although the invention has been described using relative terms such as “front,” “back,” “top,” “bottom,” “over,” “above,” “under” and the like in the description and in the claims, such terms are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the disclosure described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.
- Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. Further, the use of introductory phrases such as “at least one” and “one or more” in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an.” The same holds true for the use of definite articles.
- Although the disclosure is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.
- Although the elements in the following method claims, if any, are recited in a particular sequence with corresponding labeling, unless the claim recitations otherwise imply a particular sequence for implementing some or all of those elements, those elements are not necessarily intended to be limited to being implemented in that particular sequence.
- Reference herein to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments necessarily mutually exclusive of other embodiments. The same applies to the term “implementation.”
- The embodiments covered by the claims in this application are limited to embodiments that (1) are enabled by this specification and (2) correspond to statutory subject matter. Non-enabled embodiments and embodiments that correspond to non-statutory subject matter are explicitly disclaimed even if they fall within the scope of the claims.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/302,425 US9196598B1 (en) | 2014-06-12 | 2014-06-12 | Semiconductor device having power distribution using bond wires |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/302,425 US9196598B1 (en) | 2014-06-12 | 2014-06-12 | Semiconductor device having power distribution using bond wires |
Publications (2)
Publication Number | Publication Date |
---|---|
US9196598B1 US9196598B1 (en) | 2015-11-24 |
US20150364439A1 true US20150364439A1 (en) | 2015-12-17 |
Family
ID=54542959
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/302,425 Expired - Fee Related US9196598B1 (en) | 2014-06-12 | 2014-06-12 | Semiconductor device having power distribution using bond wires |
Country Status (1)
Country | Link |
---|---|
US (1) | US9196598B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10217717B2 (en) | 2015-11-18 | 2019-02-26 | Stmicroelectronics (Rousset) Sas | Distribution of electronic circuit power supply potentials |
CN111781770B (en) * | 2020-07-10 | 2022-12-06 | Tcl华星光电技术有限公司 | Array substrate and manufacturing method thereof |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5060052A (en) | 1990-09-04 | 1991-10-22 | Motorola, Inc. | TAB bonded semiconductor device having off-chip power and ground distribution |
US6097098A (en) * | 1997-02-14 | 2000-08-01 | Micron Technology, Inc. | Die interconnections using intermediate connection elements secured to the die face |
US5838072A (en) | 1997-02-24 | 1998-11-17 | Mosel Vitalic Corporation | Intrachip power distribution package and method for semiconductors having a supply node electrically interconnected with one or more intermediate nodes |
US6025616A (en) * | 1997-06-25 | 2000-02-15 | Honeywell Inc. | Power distribution system for semiconductor die |
US6319755B1 (en) | 1999-12-01 | 2001-11-20 | Amkor Technology, Inc. | Conductive strap attachment process that allows electrical connector between an integrated circuit die and leadframe |
US6670214B1 (en) * | 2000-10-12 | 2003-12-30 | Lsi Logic Corporation | Insulated bonding wire for microelectronic packaging |
US6770963B1 (en) * | 2001-01-04 | 2004-08-03 | Broadcom Corporation | Multi-power ring chip scale package for system level integration |
US8258616B1 (en) * | 2002-01-16 | 2012-09-04 | Marvell International Ltd. | Semiconductor dice having a shielded area created under bond wires connecting pairs of bonding pads |
US20040178498A1 (en) | 2003-03-10 | 2004-09-16 | Low Qwai H. | Wire bonding to full array bonding pads on active circuitry |
US7256482B2 (en) | 2004-08-12 | 2007-08-14 | Texas Instruments Incorporated | Integrated circuit chip packaging assembly |
US7109589B2 (en) * | 2004-08-26 | 2006-09-19 | Agere Systems Inc. | Integrated circuit with substantially perpendicular wire bonds |
JP2007173760A (en) * | 2005-11-25 | 2007-07-05 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit and method for designing the same |
US7550318B2 (en) | 2006-08-11 | 2009-06-23 | Freescale Semiconductor, Inc. | Interconnect for improved die to substrate electrical coupling |
US7829997B2 (en) | 2007-04-04 | 2010-11-09 | Freescale Semiconductor, Inc. | Interconnect for chip level power distribution |
WO2008139273A1 (en) | 2007-05-10 | 2008-11-20 | Freescale Semiconductor, Inc. | Power lead-on-chip ball grid array package |
US8154134B2 (en) | 2008-05-12 | 2012-04-10 | Texas Instruments Incorporated | Packaged electronic devices with face-up die having TSV connection to leads and die pad |
-
2014
- 2014-06-12 US US14/302,425 patent/US9196598B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US9196598B1 (en) | 2015-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8188593B2 (en) | Silicon substrate having through vias and package having the same | |
CN107851615A (en) | Independent 3D is stacked | |
US20170092622A1 (en) | Chip Packaging Module | |
US20110278711A1 (en) | Leadless Package for High Current Devices | |
US10582617B2 (en) | Method of fabricating a circuit module | |
US9780061B2 (en) | Molded chip package and method of manufacturing the same | |
TW201232736A (en) | Chip package and method for forming the same | |
US9196598B1 (en) | Semiconductor device having power distribution using bond wires | |
US10553529B2 (en) | Semiconductor device having flexible interconnection and method for fabricating the same | |
US8791582B2 (en) | Integrated circuit package with voltage distributor | |
TWI663696B (en) | Bumps bonds formed as metal line interconnects in a semiconductor device | |
CN102629568B (en) | Semiconductor device | |
US20060226534A1 (en) | Structure and assembly method of integrated circuit package | |
US20190123010A1 (en) | Semi-conductor package structure | |
MY137824A (en) | Semiconductor device | |
CN104201157B (en) | Semiconductor heat-dissipating structures and methods in hybrid bonded technique | |
US20080012106A1 (en) | Chip package structure and fabricating method threrof | |
US9048223B2 (en) | Package structure having silicon through vias connected to ground potential | |
US20150228602A1 (en) | Semicondcutor chip and semionducot module | |
US9337140B1 (en) | Signal bond wire shield | |
WO2008114434A1 (en) | Mount substrate, process for producing the same, semiconductor device and process for producing the same | |
US9839159B1 (en) | Dispense pattern for thermal interface material for a high aspect ratio thermal interface | |
US20130214407A1 (en) | Semiconductor packaging method and structure thereof | |
TWI648881B (en) | Semiconductor wafer | |
JP2014175665A (en) | Brace for bond wire |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUMAR, SHAILESH;BHOOSHAN, RISHI;GARG, VIKAS;AND OTHERS;SIGNING DATES FROM 20140526 TO 20140602;REEL/FRAME:033082/0514 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0293 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0267 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033460/0337 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0267 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033460/0337 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0293 Effective date: 20140729 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0903 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037444/0082 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037444/0109 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 14/258,829 AND REPLACE ITWITH 14/258,629 PREVIOUSLY RECORDED ON REEL 037444 FRAME 0082. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OFSECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:039639/0332 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION14/258,829 AND REPLACE IT WITH 14/258,629 PREVIOUSLY RECORDED ON REEL 037444 FRAME 0109. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:039639/0208 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT OF INCORRECT APPLICATION 14/258,829 PREVIOUSLY RECORDED ON REEL 037444 FRAME 0109. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:039639/0208 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041144/0363 Effective date: 20161107 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231124 |