US20150340542A1 - Pixelated silicon cells or integrated circuits - Google Patents
Pixelated silicon cells or integrated circuits Download PDFInfo
- Publication number
- US20150340542A1 US20150340542A1 US14/794,983 US201514794983A US2015340542A1 US 20150340542 A1 US20150340542 A1 US 20150340542A1 US 201514794983 A US201514794983 A US 201514794983A US 2015340542 A1 US2015340542 A1 US 2015340542A1
- Authority
- US
- United States
- Prior art keywords
- layer
- silicon
- cells
- handle wafer
- polymer layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 46
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 46
- 239000010703 silicon Substances 0.000 title claims abstract description 46
- 238000000034 method Methods 0.000 claims abstract description 30
- 229920000642 polymer Polymers 0.000 claims description 30
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 27
- 229910052732 germanium Inorganic materials 0.000 claims description 19
- 230000005670 electromagnetic radiation Effects 0.000 claims description 13
- 239000004065 semiconductor Substances 0.000 abstract description 10
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 239000010410 layer Substances 0.000 description 127
- 238000002161 passivation Methods 0.000 description 17
- 239000000463 material Substances 0.000 description 13
- 229910052751 metal Inorganic materials 0.000 description 13
- 239000002184 metal Substances 0.000 description 13
- 239000012790 adhesive layer Substances 0.000 description 10
- 239000002019 doping agent Substances 0.000 description 8
- 238000003491 array Methods 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 5
- 239000004593 Epoxy Substances 0.000 description 4
- 238000013459 approach Methods 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 3
- 238000000608 laser ablation Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- -1 polychlorotrifluoroethylene Polymers 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000003667 anti-reflective effect Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000708 deep reactive-ion etching Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000012071 phase Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229920002620 polyvinyl fluoride Polymers 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 239000002033 PVDF binder Substances 0.000 description 1
- 241000321453 Paranthias colonus Species 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000004205 dimethyl polysiloxane Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 239000002803 fossil fuel Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- OFPXSFXSNFPTHF-UHFFFAOYSA-N oxaprozin Chemical compound O1C(CCC(=O)O)=NC(C=2C=CC=CC=2)=C1C1=CC=CC=C1 OFPXSFXSNFPTHF-UHFFFAOYSA-N 0.000 description 1
- 150000002978 peroxides Chemical class 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920002493 poly(chlorotrifluoroethylene) Polymers 0.000 description 1
- 229920000435 poly(dimethylsiloxane) Polymers 0.000 description 1
- 229920003223 poly(pyromellitimide-1,4-diphenyl ether) Polymers 0.000 description 1
- 239000005023 polychlorotrifluoroethylene (PCTFE) polymer Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 229920002635 polyurethane Polymers 0.000 description 1
- 239000004814 polyurethane Substances 0.000 description 1
- 229920000915 polyvinyl chloride Polymers 0.000 description 1
- 239000004800 polyvinyl chloride Substances 0.000 description 1
- 229920002981 polyvinylidene fluoride Polymers 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000001338 self-assembly Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- HADKRTWCOYPCPH-UHFFFAOYSA-M trimethylphenylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C1=CC=CC=C1 HADKRTWCOYPCPH-UHFFFAOYSA-M 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- IGELFKKMDLGCJO-UHFFFAOYSA-N xenon difluoride Chemical compound F[Xe]F IGELFKKMDLGCJO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/0475—PV cell arrays made by cells in a planar, e.g. repetitive, configuration on a single semiconductor substrate; PV cell microarrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
- H01L31/0516—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module specially adapted for interconnection of back-contact solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0682—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells back-junction, i.e. rearside emitter, solar cells, e.g. interdigitated base-emitter regions back-junction cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1892—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- Pixelated silicon cells or integrated circuits Pixelated silicon cells or integrated circuits.
- One way to reduce costs is to reduce a size of the photovoltaic solar cells.
- small and thin photovoltaic cells have been developed that reduce photovoltaic material use dramatically. These thin photovoltaic cells are typically formed on top of a handle wafer. Once formed, the cells may be individually detached from the handle wafer by, for example, an etching process using a hydrofluoric acid (HF) solution to undercut the cells. These “free floating” cells may then be assembled into sheets by attracting the individual cells to a desired position on a sheet of material using self-assembly techniques. Finally, the cells may be embedded in a low-cost substrate with, for example, contacts and microlenses to form photovoltaic sheets.
- HF hydrofluoric acid
- a method, apparatus and system for flexible, ultra-thin, and high efficiency pixelated silicon or other semiconductor photovoltaic solar cell array fabrication is disclosed.
- a structure and method of creation for a pixelated silicon or other semiconductor photovoltaic solar cell array with interconnects is described using a manufacturing method that is simplified compared to previous versions of pixelated silicon photovoltaic cells that require more microfabrication steps.
- a method to create interconnected arrays of cells or integrated circuits with a stealth dicing operation used in a unique manner, a die saw, or a deep reactive ion etch (DRIE) for pixelating the die is also described.
- DRIE deep reactive ion etch
- a structure operable for creating pixelated arrays of cells or integrated circuits using a germanium layer for either wet chemical (etch) release or for a laser lift-off approach when combined with silicon handle and device layers is further described. These techniques can be used to create either dense arrays of nearly 100% fill factor or sparse arrays of silicon cells or integrated circuits.
- the methods and structures described provide significant advantages over existing technologies for flexible or concentrated photovoltaic modules as well as for various applications of flexible electronics.
- FIG. 1 schematically illustrates a cross-sectional view of one embodiment of a device layer.
- FIG. 2 schematically illustrates a cross-sectional view of one embodiment of a device layer with a first side polished smooth.
- FIG. 3 schematically illustrates a cross-sectional view of one embodiment of a device layer with a dielectric layer deposited or grown on the first side of the device layer.
- FIG. 4 schematically illustrates a cross-sectional view of one embodiment of a device layer with openings formed on a dielectric layer.
- FIG. 5 schematically illustrates a cross-sectional view of one embodiment of a device layer with n-type and p-type doped regions.
- FIG. 6 schematically illustrates a cross-sectional view of one embodiment of a device layer with metal contacts.
- FIG. 7 schematically illustrates a cross-sectional view of one embodiment of a device layer with damage induced within the device layer.
- FIG. 8 schematically illustrates a cross-sectional view of one embodiment of a device layer broken into device cells with a tape or film attached.
- FIG. 9 schematically illustrates a cross-sectional view of one embodiment of a device cells transferred to a polymer layer.
- FIG. 10 schematically illustrates a cross-sectional view of one embodiment of openings formed on a polymer layer.
- FIG. 11 schematically illustrates a cross-sectional view of one embodiment of where damaged semiconductor material has been removed.
- FIG. 12 schematically illustrates a cross-sectional view of one embodiment of a dielectric or passivation layer formed around the device cells.
- FIG. 13 schematically illustrates a cross-sectional view of one embodiment of conductive elements formed within openings of a polymer layer.
- FIG. 14 schematically illustrates a cross-sectional view of one embodiment of a method for laser-lift-off of device cells from a structure.
- FIG. 15 schematically illustrates a cross-sectional view of one embodiment of a method for laser-lift-off of device cells from a structure.
- FIG. 1 schematically illustrates a cross-sectional view of one embodiment of a device layer.
- a manufacturing method begins with an unpolished device layer 100 having a first side 110 , second side 120 , and opposing side walls 130 and 140 .
- device layer may be made of any semiconductor material suitable for forming devices therefrom.
- Device layer may be mono-crystalline.
- Device layer may be made of a silicon material or other types of semiconductor materials including, but not limited to III-V compound semiconductors (e.g., gallium arsenide, indium phosphide, indium gallium arsenide, etc.).
- Devices that may be made from device layer may include, but are not limited to, detectors, sensors, photovoltaic (PV) cells, integrated circuits (IC), micro-machine parts, micro-mechanical parts, electronic components, a combination of any of the above, or other devices specific for a desired use.
- the thickness of the device layer is approximately between 5-500 microns.
- FIG. 2 schematically illustrates a cross-sectional view of one embodiment wherein a first side 110 of the device layer 100 is polished so that the surface is smooth and any saw damage is preferably removed.
- FIG. 3 schematically illustrates one embodiment wherein a dielectric layer 150 is deposited or grown onto the polished first side 110 of the device layer 100 .
- dielectric layer 150 may provide passivation to the device layer.
- the deposition of the dielectric layer 150 is grown or deposited. For example, if a device layer 100 is silicon and a dielectric layer 150 is SiO 2 , then the dielectric layer 150 is grown.
- openings 160 in the dielectric layer 150 are formed so that the device layer 100 is exposed, thereby allowing for dopants to be diffused or implanted into the device layer 100 through the holes 160 .
- the holes or openings may be created through a photolithograph and etch process. Other approaches to implanting/diffusion dopants are also possible which may not require the opening of holes to allow access to the semiconductor surface.
- junction regions may be formed in device layer 100 , by introducing n-type 170 and p-type 180 dopants.
- n 170 and p 180 dopants may be screen-printed and annealed, or laser doped onto the device layer 100 , so that n 170 and p 180 regions are alternating. It is also possible to diffuse or implant the dopants before the dielectric layer 150 is deposited onto the device layer 100 .
- Suitable dopants for the p-type 180 doped region may include, but are not limited to, boron, aluminum, or gallium as the dopant.
- Suitable dopants for the n-type 170 doped region may include, but are not limited to, phosphorus and arsenic.
- the doped regions are metallized through the n-doped 170 and p-doped 180 openings 160 or holes 160 in the dielectric layer 150 so that metal contacts 190 are formed to the junction regions.
- metallization occurs through screen printing and followed by annealing.
- aluminum, silver, copper and the like may be used to form metal contacts 190 at the n 170 and p 180 doped regions.
- One or more layers or stacks of dielectric layers 150 and metal contacts 190 may occur.
- device layer may be divided into cells 210 .
- silicon damage 200 of device layer 100 is induced in the device layer 100 through stealth dicing, die saw, scribe, or laser ablation.
- stealth dicing is used to induce damage 200 in the device layer 100 .
- electromagnetic radiation that is at or below the band gap of silicon, is focused onto the silicon device layer 100 at the desired location. Since the light is below the bandgap, the light is not absorbed until it is tightly focused within the silicon.
- DRIE deep reactive ion etching
- RIE reactive ion etching
- tape or film 220 is attached on the second side 120 of the device layer 100 (opposite of the side with metal contacts 190 ).
- the tape or film 220 is spread apart, causing the device layer 100 to break apart at the damaged or weakened regions 200 into individual device cells 210 , while remaining attached to the tape or film 220 .
- a gap between adjacent cells 210 after spreading may be approximately 5-100 microns.
- the tape or film 220 may be manipulated to contract, thereby reducing the gaps to the preferred distance of approximately 5-25 microns between the device cells 210 .
- the reduced gap is preferred because the cells 210 are assembled, for example, into a photovoltaic array, the reduced gap allows for collection of more light while maintaining the desired flexibility.
- the desired gap between the device cells 210 may vary, depending on the thickness of the device cells 210 . In general, the thicker the device cell 210 , the greater the gap required to maintain the same flexibility.
- the DRIE or RIE singulation methods would not require the tape or film spreading to break cells apart. For these techniques, the gap between the cells would be set by the dimensions etched which result from the lithographically defined etch mask created on the silicon wafer.
- the polymer layer 230 is transferred onto the first side 110 of the device layer 100 (or the equivalent surface for device cells 210 ) so that the metal contacts 190 and dielectric layer 150 are attached to the polymer layer 230 .
- the polymer layer 230 is a polymer selected from a group of polyimide, polyester, polyurethane, polychlorotrifluoroethylene, Kapton, Tedlar, DURApro, polyvinyl fluoride, polyvinyl chloride, polytetrafluoroethylene, polyvinylidene fluoride, and polydimethylsiloxane, which may be solid or liquid.
- a thickness of the polymer layer 230 is 5-200 microns. In one embodiment, it is preferred that the polymer layer 230 is bonded to the device cells 210 by using an adhesive that can withstand temperatures up to 300-350° C. Once the device cells 210 have been transferred onto the polymer layer 230 , the tape or film 220 is removed. The tape or film 220 may be removed by using ultraviolet light, wet etchants, or heat.
- the polymer layer 230 is then opened to expose the metal contacts 190 .
- This may be accomplished by etching, laser ablating, or photo defining openings 240 in the polymer layer 230 to expose the metal contacts 190 .
- excess saw, laser, or etch damage 200 may be removed through a liquid (wet) or gas phase etch, or the like.
- Wet-etching may be accomplished by the use of trimethylanilinium hydroxide or potassium hydroxide.
- Gas-etching may be performed through the use of XeF 2 to etch away excess damage.
- a passivation layer 250 is deposited or grown on the second side 120 of the device layer, around the device cells 210 .
- Conformal deposition or atomic layer deposition (ALD) may be used. It may be preferable to use a second passivation layer 250 that has antireflective properties.
- the passivation layer 250 may be a nitride layer.
- low temperature passivating techniques such as atomic layer deposition (or otherwise deposited) alumina (which can be formed in between approximately 200-300° C.) or amorphous silicon, are used as materials for the passivation layer 250 .
- a second side 120 of a device layer 100 is rough so that the surface is less reflective and scatters light within the cell, increasing the surface incidence angles, thus leading to light trapping within the cell by total internal reflection.
- a second passivation layer 250 with anti-reflective properties may be used to help reduce light reflection away from the device cells 210 . This is important because, in embodiments where the device cell 210 has photovoltaic properties, for example, a solar cell, it is desirable for light contacting the solar cell to enter the device and not be reflected away.
- a dielectric layer 150 or passivation layer 250 may be made of material that is transparent to the wavelength of light of interest.
- the thickness and index of the passivation layer 250 are selected to use optical interference effects to force light into the cell rather than be reflected by it.
- the passivation/anti-reflection layer 250 may be comprised of a single material. Silicon nitride is a commonly used anti-reflection and passivation material for silicon solar cells.
- the passivation/anti-reflection layer 250 can also be a multi-layer stack such as a thin amorphous silicon layer for passivation followed by a silicon nitride layer to provide anti-reflection capability.
- the passivation/anti-reflection layers 250 can be deposited by a variety of means such as sputtering, atomic layer deposition, electron beam evaporation, chemical vapor deposition, wet chemical reactions, thermal material growth, and others.
- conductive elements 260 are implanted into the openings 240 in the polymer layer 230 so that the metal contacts 190 are interconnected.
- conductive elements 260 may be screen printed.
- the conductive elements 260 may be conductive epoxy, solder, and the like.
- a polymer layer 230 may already have conductive elements 260 implanted onto the polymer layer 230 before the polymer layer 230 is transferred to the device cells 210 or a portion of the conductive elements 260 can be created before transferring polymer layer 230 to the device cells 210 with the final portions of the conductive elements 260 put into place subsequently.
- This embodiment may be more cost-effective in that it further simplifies the process.
- a passivation layer 270 may be deposited onto the exposed conductive elements 260 and polymer layer 230 .
- the passivation layer 270 could be comprised of dielectric materials, semiconductor materials, and the like. It may be formed by spin coating, spray coating, sputtering, or chemical vapor deposition.
- FIG. 13 shows the final structure that can be used, for example, as a photovoltaic array.
- the structure may comprise silicon handle wafer 320 with a first side 340 , second side 350 and opposing side walls 360 and 370 .
- the handle wafer 320 is preferably between 500-800 microns thick. Handle wafer 320 effectively increases the thickness of device layer 330 to a thickness suitable for use with conventional IC and microsystem fabrication techniques.
- handle wafer 320 is made of silicon or any silicon-based materials. It is appreciated that handle wafer 320 can be single crystalline or polycrystalline silicon.
- the first dielectric layer 380 may be any suitable oxide, nitride, or combination thereof
- the first dielectric layer 380 is preferably 0.1-5 microns thick.
- the first dielectric layer 380 may also not exist.
- a germanium layer 310 On top of the first dielectric layer 380 is a germanium layer 310 , which may be crystalline, poly-crystalline, or amorphous. In one embodiment, the germanium layer 310 is preferably 0.1-5 microns thick.
- a second dielectric layer 390 On top of the germanium layer 310 is a second dielectric layer 390 that may be any suitable oxide, nitride, or combination thereof In one embodiment, the second dielectric layer 390 may be 100 nm thick.
- the second dielectric layer 390 may not exist.
- the device cells or die 400 may be made of silicon.
- On top of each device cell 400 is a layer of metallized contacts 410 which in many instances would have electrically isolated regions defined in the metal layer (not indicated in FIG. 14 ).
- An etch method suitable for etching device layer 330 is applied to singulate the device cells 400 (e.g., Reactive Ion Etching (RIE) or Deep Reactive Ion Etching (DRIE)).
- RIE Reactive Ion Etching
- DRIE Deep Reactive Ion Etching
- individual device cells 400 may be released from the handle wafer 320 by directing electromagnetic radiation 420 from the second side 350 of the handle wafer 320 , through the handle wafer 320 at the location of each device cell.
- the electromagnetic radiation 420 has a wavelength selective for removing the germanium 310 relative to the silicon device cell 400 and the silicon handle wafer 320 .
- the handle wafer 320 is silicon
- the preferred wavelength of the electromagnetic radiation 420 is between 1100-1600 nanometers. This wavelength range is desirable due to the fact that these wavelengths are transparent to silicon but are absorbed by germanium.
- the electromagnetic radiation 420 is directed through the silicon handle wafer 320 into a germanium layer 310 near the location of the device cell 400 .
- the light is absorbed by the germanium layer 310 and, if the light intensity is high enough, the germanium layer heats up and is converted to a plasma, thereby releasing the targeted device cell 400 .
- a single device cell 400 can be selectively targeted for release. It is also possible to release multiple or all of the device cells 400 simultaneously. This method provides for an organized, controlled way to release the device cells 400 .
- peroxide can be used to etch away the germanium layer 310 , thereby releasing the device cells 400 .
- FIG. 15 illustrates another embodiment where a method for laser-lift-off of device cells may be accomplished.
- a polymer layer 520 may comprise polyimide.
- a polymer layer 520 may be 12-50 microns thick.
- An adhesive layer 510 may be comprised of an adhesive epoxy layer as well as a germanium layer such that the germanium absorbs electromagnetic radiation (light) which is not absorbed by the polymer layer 520 and the adhesive epoxy portion of the adhesive layer 510 .
- the adhesive layer 510 can be a single layer of an adhesive epoxy that absorbs electromagnetic radiation (light) that is not absorbed by the polymer layer 520 .
- An adhesive layer 510 may be 1-5 microns thick.
- the electromagnetic radiation 540 has a wavelength selective for removing the adhesive layer 510 relative to the silicon device cell 550 and the polymer layer 520 .
- the electromagnetic radiation 540 is directed through the polymer layer 520 into an adhesive layer 510 near the location of the device cell 550 . This causes the adhesive layer 510 to heat and convert to plasma, thereby releasing the targeted device cell 550 .
- a single device cell 550 can be selectively targeted for release. It is also possible to release multiple or all of the device cells 550 simultaneously.
- adhesive layer 510 can be comprised of an adhesive material that is selectively removed by an etchant (gas or liquid phase) that only reacts and removes adhesive layer 510 while not reacting with any of the other materials present in the system.
- etchant gas or liquid phase
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Photovoltaic Devices (AREA)
Abstract
A method, apparatus and system for flexible, ultra-thin, and high efficiency pixelated silicon or other semiconductor photovoltaic solar cell array fabrication is disclosed. A structure and method of creation for a pixelated silicon or other semiconductor photovoltaic solar cell array with interconnects is described using a manufacturing method that is simplified compared to previous versions of pixelated silicon photovoltaic cells that require more microfabrication steps.
Description
- This application is a Division of and claims priority to U.S. Non-Provisional patent application Ser. No. 14/158,931 filed on Jan. 20, 2014 and entitled “PIXELATED SILICON CELLS OR INTEGRATED CIRCUITS”, the entirety of which is incorporated herein by reference.
- This invention was developed under Contract DE-AC04-94AL85000 between Sandia Corporation and the U.S. Department of Energy. The U.S. Government has certain rights in this invention.
- Pixelated silicon cells or integrated circuits.
- The adoption of photovoltaics for generating electricity from sunlight is largely driven by cost considerations. At present, photovoltaic systems are not competitive with fossil-fuel generated electricity. Thus, there is a need to reduce the overall photovoltaic system cost. This generally entails reducing the costs associated with photovoltaic solar cell fabrication.
- One way to reduce costs is to reduce a size of the photovoltaic solar cells. In this aspect, small and thin photovoltaic cells have been developed that reduce photovoltaic material use dramatically. These thin photovoltaic cells are typically formed on top of a handle wafer. Once formed, the cells may be individually detached from the handle wafer by, for example, an etching process using a hydrofluoric acid (HF) solution to undercut the cells. These “free floating” cells may then be assembled into sheets by attracting the individual cells to a desired position on a sheet of material using self-assembly techniques. Finally, the cells may be embedded in a low-cost substrate with, for example, contacts and microlenses to form photovoltaic sheets.
- A method, apparatus and system for flexible, ultra-thin, and high efficiency pixelated silicon or other semiconductor photovoltaic solar cell array fabrication is disclosed. A structure and method of creation for a pixelated silicon or other semiconductor photovoltaic solar cell array with interconnects is described using a manufacturing method that is simplified compared to previous versions of pixelated silicon photovoltaic cells that require more microfabrication steps. A method to create interconnected arrays of cells or integrated circuits with a stealth dicing operation used in a unique manner, a die saw, or a deep reactive ion etch (DRIE) for pixelating the die is also described. A structure operable for creating pixelated arrays of cells or integrated circuits using a germanium layer for either wet chemical (etch) release or for a laser lift-off approach when combined with silicon handle and device layers is further described. These techniques can be used to create either dense arrays of nearly 100% fill factor or sparse arrays of silicon cells or integrated circuits. The methods and structures described provide significant advantages over existing technologies for flexible or concentrated photovoltaic modules as well as for various applications of flexible electronics.
- The invention may best be understood by referring to the following description and accompanying drawings that are used to illustrate embodiments of the invention. The embodiments of the invention are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings in which like references indicate similar elements. It should be noted that references to “an” or “one” embodiment of the invention in this disclosure are not necessarily to the same embodiment, and they mean at least one. In the drawings:
-
FIG. 1 schematically illustrates a cross-sectional view of one embodiment of a device layer. -
FIG. 2 schematically illustrates a cross-sectional view of one embodiment of a device layer with a first side polished smooth. -
FIG. 3 schematically illustrates a cross-sectional view of one embodiment of a device layer with a dielectric layer deposited or grown on the first side of the device layer. -
FIG. 4 schematically illustrates a cross-sectional view of one embodiment of a device layer with openings formed on a dielectric layer. -
FIG. 5 schematically illustrates a cross-sectional view of one embodiment of a device layer with n-type and p-type doped regions. -
FIG. 6 schematically illustrates a cross-sectional view of one embodiment of a device layer with metal contacts. -
FIG. 7 schematically illustrates a cross-sectional view of one embodiment of a device layer with damage induced within the device layer. -
FIG. 8 schematically illustrates a cross-sectional view of one embodiment of a device layer broken into device cells with a tape or film attached. -
FIG. 9 schematically illustrates a cross-sectional view of one embodiment of a device cells transferred to a polymer layer. -
FIG. 10 schematically illustrates a cross-sectional view of one embodiment of openings formed on a polymer layer. -
FIG. 11 schematically illustrates a cross-sectional view of one embodiment of where damaged semiconductor material has been removed. -
FIG. 12 schematically illustrates a cross-sectional view of one embodiment of a dielectric or passivation layer formed around the device cells. -
FIG. 13 schematically illustrates a cross-sectional view of one embodiment of conductive elements formed within openings of a polymer layer. -
FIG. 14 schematically illustrates a cross-sectional view of one embodiment of a method for laser-lift-off of device cells from a structure. -
FIG. 15 schematically illustrates a cross-sectional view of one embodiment of a method for laser-lift-off of device cells from a structure. - In this section we shall explain several preferred embodiments of this invention with reference to the appended drawings. Whenever the shapes, relative positions, and other aspects of the parts described in the embodiments are not clearly defined, the scope of the invention is not limited only to the parts shown, which are meant merely for the purpose of illustration. Also, while numerous details are set forth, it is understood that some embodiments of the invention may be practiced without these details. In other instances, well-known structures and techniques have not been shown in detail so as not to obscure the understanding of this description.
-
FIG. 1 schematically illustrates a cross-sectional view of one embodiment of a device layer. Representatively, according to one embodiment, a manufacturing method begins with anunpolished device layer 100 having afirst side 110,second side 120, and opposingside walls -
FIG. 2 schematically illustrates a cross-sectional view of one embodiment wherein afirst side 110 of thedevice layer 100 is polished so that the surface is smooth and any saw damage is preferably removed.FIG. 3 schematically illustrates one embodiment wherein adielectric layer 150 is deposited or grown onto the polishedfirst side 110 of thedevice layer 100. In one embodiment,dielectric layer 150 may provide passivation to the device layer. In one embodiment, the deposition of thedielectric layer 150 is grown or deposited. For example, if adevice layer 100 is silicon and adielectric layer 150 is SiO2, then thedielectric layer 150 is grown.FIG. 4 illustratesopenings 160 in thedielectric layer 150 are formed so that thedevice layer 100 is exposed, thereby allowing for dopants to be diffused or implanted into thedevice layer 100 through theholes 160. The holes or openings may be created through a photolithograph and etch process. Other approaches to implanting/diffusion dopants are also possible which may not require the opening of holes to allow access to the semiconductor surface. As shown inFIG. 5 , onceopenings 160 are created, junction regions may be formed indevice layer 100, by introducing n-type 170 and p-type 180 dopants. In one embodiment,n 170 andp 180 dopants may be screen-printed and annealed, or laser doped onto thedevice layer 100, so thatn 170 andp 180 regions are alternating. It is also possible to diffuse or implant the dopants before thedielectric layer 150 is deposited onto thedevice layer 100. Suitable dopants for the p-type 180 doped region may include, but are not limited to, boron, aluminum, or gallium as the dopant. Suitable dopants for the n-type 170 doped region may include, but are not limited to, phosphorus and arsenic. - As shown in
FIG. 6 , the doped regions are metallized through the n-doped 170 and p-doped 180openings 160 orholes 160 in thedielectric layer 150 so thatmetal contacts 190 are formed to the junction regions. In one embodiment, metallization occurs through screen printing and followed by annealing. For example, aluminum, silver, copper and the like may be used to formmetal contacts 190 at then 170 andp 180 doped regions. One or more layers or stacks ofdielectric layers 150 andmetal contacts 190 may occur. - As shown in
FIGS. 7 and 8 , once themetal contacts 190 have been formed, device layer may be divided intocells 210. For adevice layer 100 of silicon,silicon damage 200 ofdevice layer 100 is induced in thedevice layer 100 through stealth dicing, die saw, scribe, or laser ablation. In one embodiment, stealth dicing is used to inducedamage 200 in thedevice layer 100. For example, where thedevice layer 100 is made of silicon, electromagnetic radiation that is at or below the band gap of silicon, is focused onto thesilicon device layer 100 at the desired location. Since the light is below the bandgap, the light is not absorbed until it is tightly focused within the silicon. When the light becomes very intense at the focal point of the light within the silicon, multi-photon absorption events begin occurring which then heats up the silicon locally and causes damage in the crystalline structure of thesilicon device layer 100 at the desiredregions 200. A die saw or laser ablation may also be used to inducedamage 200 in thedevice layer 100 but this damage would be initiated at the surface of the silicon rather than within the bulk silicon such as with stealth dicing. A further alternative to dividing the silicon into individual cells is the use of deep reactive ion etching (DRIE) or, for very thin layers of silicon (<10-15 microns) reactive ion etching (RIE). Under some circumstances, such as device layer thicknesses below approximately 5 microns, wet or gas-phase etching may also be used. This would involve the use a lithography step to define an etch mask on the silicon but may have other useful advantages as compared to stealth dicing, die sawing, or laser ablation. - As shown in
FIGS. 7 and 8 , once thedevice layer 100 has been damaged at the desiredregions 200, tape orfilm 220 is attached on thesecond side 120 of the device layer 100 (opposite of the side with metal contacts 190). The tape orfilm 220 is spread apart, causing thedevice layer 100 to break apart at the damaged or weakenedregions 200 intoindividual device cells 210, while remaining attached to the tape orfilm 220. In one embodiment, a gap betweenadjacent cells 210 after spreading may be approximately 5-100 microns. In one embodiment, it is preferred to have gaps that are less than 50 microns apart between thedevice cells 210. The tape orfilm 220 may be manipulated to contract, thereby reducing the gaps to the preferred distance of approximately 5-25 microns between thedevice cells 210. This reduced gap is preferred because thecells 210 are assembled, for example, into a photovoltaic array, the reduced gap allows for collection of more light while maintaining the desired flexibility. However, the desired gap between thedevice cells 210 may vary, depending on the thickness of thedevice cells 210. In general, the thicker thedevice cell 210, the greater the gap required to maintain the same flexibility. The DRIE or RIE singulation methods would not require the tape or film spreading to break cells apart. For these techniques, the gap between the cells would be set by the dimensions etched which result from the lithographically defined etch mask created on the silicon wafer. - As shown in
FIG. 9 , while thedevice cells 210 remain attached to the tape orfilm 220, apolymer layer 230 is transferred onto thefirst side 110 of the device layer 100 (or the equivalent surface for device cells 210) so that themetal contacts 190 anddielectric layer 150 are attached to thepolymer layer 230. In one embodiment, thepolymer layer 230 is a polymer selected from a group of polyimide, polyester, polyurethane, polychlorotrifluoroethylene, Kapton, Tedlar, DURApro, polyvinyl fluoride, polyvinyl chloride, polytetrafluoroethylene, polyvinylidene fluoride, and polydimethylsiloxane, which may be solid or liquid. In one embodiment, a thickness of thepolymer layer 230 is 5-200 microns. In one embodiment, it is preferred that thepolymer layer 230 is bonded to thedevice cells 210 by using an adhesive that can withstand temperatures up to 300-350° C. Once thedevice cells 210 have been transferred onto thepolymer layer 230, the tape orfilm 220 is removed. The tape orfilm 220 may be removed by using ultraviolet light, wet etchants, or heat. - As shown in
FIG. 10 , thepolymer layer 230 is then opened to expose themetal contacts 190. This may be accomplished by etching, laser ablating, orphoto defining openings 240 in thepolymer layer 230 to expose themetal contacts 190. Then, as shown inFIG. 11 , excess saw, laser, oretch damage 200 may be removed through a liquid (wet) or gas phase etch, or the like. Wet-etching may be accomplished by the use of trimethylanilinium hydroxide or potassium hydroxide. Gas-etching may be performed through the use of XeF2 to etch away excess damage. - As shown in
FIG. 12 , once themetal contacts 190 have been exposed through the damagedareas 240 of thepolymer layer 230 and sawdamage 200 have been removed, apassivation layer 250 is deposited or grown on thesecond side 120 of the device layer, around thedevice cells 210. Conformal deposition or atomic layer deposition (ALD) may be used. It may be preferable to use asecond passivation layer 250 that has antireflective properties. Thepassivation layer 250 may be a nitride layer. In another embodiment, low temperature passivating techniques, such as atomic layer deposition (or otherwise deposited) alumina (which can be formed in between approximately 200-300° C.) or amorphous silicon, are used as materials for thepassivation layer 250. - In one embodiment, a
second side 120 of adevice layer 100 is rough so that the surface is less reflective and scatters light within the cell, increasing the surface incidence angles, thus leading to light trapping within the cell by total internal reflection. In addition, asecond passivation layer 250 with anti-reflective properties may be used to help reduce light reflection away from thedevice cells 210. This is important because, in embodiments where thedevice cell 210 has photovoltaic properties, for example, a solar cell, it is desirable for light contacting the solar cell to enter the device and not be reflected away. Adielectric layer 150 orpassivation layer 250 may be made of material that is transparent to the wavelength of light of interest. The thickness and index of thepassivation layer 250 are selected to use optical interference effects to force light into the cell rather than be reflected by it. The passivation/anti-reflection layer 250 may be comprised of a single material. Silicon nitride is a commonly used anti-reflection and passivation material for silicon solar cells. The passivation/anti-reflection layer 250 can also be a multi-layer stack such as a thin amorphous silicon layer for passivation followed by a silicon nitride layer to provide anti-reflection capability. The passivation/anti-reflection layers 250 can be deposited by a variety of means such as sputtering, atomic layer deposition, electron beam evaporation, chemical vapor deposition, wet chemical reactions, thermal material growth, and others. - As shown in
FIG. 13 , after thesecond passivation layer 250 is deposited, in one embodiment,conductive elements 260 are implanted into theopenings 240 in thepolymer layer 230 so that themetal contacts 190 are interconnected. In one embodiment,conductive elements 260 may be screen printed. Theconductive elements 260 may be conductive epoxy, solder, and the like. - In another embodiment, a
polymer layer 230 may already haveconductive elements 260 implanted onto thepolymer layer 230 before thepolymer layer 230 is transferred to thedevice cells 210 or a portion of theconductive elements 260 can be created before transferringpolymer layer 230 to thedevice cells 210 with the final portions of theconductive elements 260 put into place subsequently. This embodiment may be more cost-effective in that it further simplifies the process. - In another embodiment, a
passivation layer 270 may be deposited onto the exposedconductive elements 260 andpolymer layer 230. Thepassivation layer 270 could be comprised of dielectric materials, semiconductor materials, and the like. It may be formed by spin coating, spray coating, sputtering, or chemical vapor deposition.FIG. 13 shows the final structure that can be used, for example, as a photovoltaic array. - As shown in
FIG. 14 , a structure 300 used for creating pixelated arrays of cells or integrated circuits using a germanium layer 310 for either wet chemical (etch) release or for a laser lift-off approach when combined with silicon handle wafer 320 and device layer 330. The structure may comprise silicon handle wafer 320 with a first side 340, second side 350 and opposing side walls 360 and 370. The handle wafer 320 is preferably between 500-800 microns thick. Handle wafer 320 effectively increases the thickness of device layer 330 to a thickness suitable for use with conventional IC and microsystem fabrication techniques. In one embodiment, handle wafer 320 is made of silicon or any silicon-based materials. It is appreciated that handle wafer 320 can be single crystalline or polycrystalline silicon. - On the first side 340 of the silicon handle wafer 320 there exists a first dielectric layer 380. The first dielectric layer 380 may be any suitable oxide, nitride, or combination thereof The first dielectric layer 380 is preferably 0.1-5 microns thick. The first dielectric layer 380 may also not exist. On top of the first dielectric layer 380 is a germanium layer 310, which may be crystalline, poly-crystalline, or amorphous. In one embodiment, the germanium layer 310 is preferably 0.1-5 microns thick. On top of the germanium layer 310 is a second dielectric layer 390 that may be any suitable oxide, nitride, or combination thereof In one embodiment, the second dielectric layer 390 may be 100 nm thick. In another embodiment, the second dielectric layer 390 may not exist. On top of the second dielectric layer 390 are device cells 400. The device cells or die 400 may be made of silicon. On top of each device cell 400 is a layer of metallized contacts 410 which in many instances would have electrically isolated regions defined in the metal layer (not indicated in
FIG. 14 ). An etch method suitable for etching device layer 330 is applied to singulate the device cells 400 (e.g., Reactive Ion Etching (RIE) or Deep Reactive Ion Etching (DRIE)). - In one embodiment, individual device cells 400 may be released from the handle wafer 320 by directing electromagnetic radiation 420 from the second side 350 of the handle wafer 320, through the handle wafer 320 at the location of each device cell. In one embodiment, the electromagnetic radiation 420 has a wavelength selective for removing the germanium 310 relative to the silicon device cell 400 and the silicon handle wafer 320. Where the handle wafer 320 is silicon, the preferred wavelength of the electromagnetic radiation 420 is between 1100-1600 nanometers. This wavelength range is desirable due to the fact that these wavelengths are transparent to silicon but are absorbed by germanium. The electromagnetic radiation 420 is directed through the silicon handle wafer 320 into a germanium layer 310 near the location of the device cell 400. The light is absorbed by the germanium layer 310 and, if the light intensity is high enough, the germanium layer heats up and is converted to a plasma, thereby releasing the targeted device cell 400. A single device cell 400 can be selectively targeted for release. It is also possible to release multiple or all of the device cells 400 simultaneously. This method provides for an organized, controlled way to release the device cells 400. In another embodiment, peroxide can be used to etch away the germanium layer 310, thereby releasing the device cells 400.
-
FIG. 15 illustrates another embodiment where a method for laser-lift-off of device cells may be accomplished. Astructure 500 used for creating pixelated arrays of cells or integrated circuits using anadhesive layer 510 for either wet chemical (etch) release or for a laser lift-off approach when combined with apolymer layer 520 anddevice layer 530 andmetal contact 560. In one embodiment, apolymer layer 520 may comprise polyimide. Apolymer layer 520 may be 12-50 microns thick. Anadhesive layer 510 may be comprised of an adhesive epoxy layer as well as a germanium layer such that the germanium absorbs electromagnetic radiation (light) which is not absorbed by thepolymer layer 520 and the adhesive epoxy portion of theadhesive layer 510. Alternatively, theadhesive layer 510 can be a single layer of an adhesive epoxy that absorbs electromagnetic radiation (light) that is not absorbed by thepolymer layer 520. Anadhesive layer 510 may be 1-5 microns thick. In one embodiment, theelectromagnetic radiation 540 has a wavelength selective for removing theadhesive layer 510 relative to thesilicon device cell 550 and thepolymer layer 520. Theelectromagnetic radiation 540 is directed through thepolymer layer 520 into anadhesive layer 510 near the location of thedevice cell 550. This causes theadhesive layer 510 to heat and convert to plasma, thereby releasing the targeteddevice cell 550. Asingle device cell 550 can be selectively targeted for release. It is also possible to release multiple or all of thedevice cells 550 simultaneously. This method provides for an organized, controlled way to release thedevice cells 550. Alternatively,adhesive layer 510 can be comprised of an adhesive material that is selectively removed by an etchant (gas or liquid phase) that only reacts and removesadhesive layer 510 while not reacting with any of the other materials present in the system. - In the description above, for the purposes of explanation, numerous specific details have been set forth in order to provide a thorough understanding of the embodiments. It will be apparent however, to one skilled in the art, that one or more other embodiments may be practiced without some of these specific details. The particular embodiments described are not provided to limit the invention but to illustrate it. The scope of the invention is not to be determined by the specific examples provided above but only by the claims below. In other instances, well-known structures, devices, and operations have been shown in block diagram form or without detail in order to avoid obscuring the understanding of the description. Where considered appropriate, reference numerals or terminal portions of reference numerals have been repeated in the figure to indicate corresponding or analogous elements, which may optionally have similar characteristics.
- It should also be appreciated that reference throughout this specification to “one embodiment”, “an embodiment”, “one or more embodiments”, or “different embodiments”, for example, means that a particular feature may be included in the practice of the invention. Similarly, it should be appreciated that in the description, various features are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of various inventive aspects. This method of disclosure, however, is not to be interpreted as reflecting an intention that the invention requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects may lie in less than all features of a single disclosed embodiment. Thus, the claims following the Detailed Description are hereby expressly incorporated into this Detailed Description, with each claim standing on its own as a separate embodiment of the invention.
Claims (7)
1. A method of releasing a device cell from a silicon handle wafer comprising:
(a) providing a structure comprising a germanium layer between a silicon device cell and a silicon handle wafer or a polymer layer; and
(b) directing electromagnetic radiation at the structure, wherein the electromagnetic radiation has a wavelength selective for removing germanium relative to the silicon device cell and the silicon handle wafer or polymer layer.
2. The method of claim 1 , wherein the electromagnetic radiation has a wavelength in the range 1100-1600 nanometers.
3. The method of claim 2 , wherein the electromagnetic radiation is directed through the silicon handle wafer or polymer layer into a germanium layer near the device cell.
4. The method of claim 3 , wherein the germanium layer comprises crystalline, polycrystalline, or amorphous germanium.
5. The method of claim 3 , wherein the silicon handle wafer has a thickness in the range 500-800 micrometers.
6. The method of claim 4 , wherein the polymer layer has a thickness in the range 8-250 micrometers.
7. The method of claim 5 , wherein the germanium layer has a thickness in the range 0.1-0.5 micrometers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/794,983 US20150340542A1 (en) | 2014-01-20 | 2015-07-09 | Pixelated silicon cells or integrated circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/158,931 US9112100B2 (en) | 2014-01-20 | 2014-01-20 | Method for fabricating pixelated silicon device cells |
US14/794,983 US20150340542A1 (en) | 2014-01-20 | 2015-07-09 | Pixelated silicon cells or integrated circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/158,931 Division US9112100B2 (en) | 2014-01-20 | 2014-01-20 | Method for fabricating pixelated silicon device cells |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150340542A1 true US20150340542A1 (en) | 2015-11-26 |
Family
ID=53545569
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/158,931 Active US9112100B2 (en) | 2014-01-20 | 2014-01-20 | Method for fabricating pixelated silicon device cells |
US14/794,983 Abandoned US20150340542A1 (en) | 2014-01-20 | 2015-07-09 | Pixelated silicon cells or integrated circuits |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/158,931 Active US9112100B2 (en) | 2014-01-20 | 2014-01-20 | Method for fabricating pixelated silicon device cells |
Country Status (1)
Country | Link |
---|---|
US (2) | US9112100B2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150013901A1 (en) * | 2013-07-11 | 2015-01-15 | Hsio Technologies, Llc | Matrix defined electrical circuit structure |
US9559219B1 (en) * | 2014-06-23 | 2017-01-31 | Sandia Corporation | Fast process flow, on-wafer interconnection and singulation for MEPV |
US20160190365A1 (en) * | 2014-08-18 | 2016-06-30 | Solexel, Inc. | Photovoltaic solar module metallization and shade management connection and fabrication methods |
GB2544335A (en) * | 2015-11-13 | 2017-05-17 | Oculus Vr Llc | A method and apparatus for use in the manufacture of a display element |
JP7356902B2 (en) * | 2016-07-15 | 2023-10-05 | ブルーワー サイエンス アイ エヌ シー. | Dielectric materials for laser ablation |
WO2018092172A1 (en) * | 2016-11-15 | 2018-05-24 | 信越化学工業株式会社 | High efficiency solar cell and method for manufacturing high efficiency solar cell |
US10626040B2 (en) * | 2017-06-15 | 2020-04-21 | Corning Incorporated | Articles capable of individual singulation |
US10734505B2 (en) * | 2017-11-30 | 2020-08-04 | International Business Machines Corporation | Lateral bipolar junction transistor with dual base region |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6372608B1 (en) * | 1996-08-27 | 2002-04-16 | Seiko Epson Corporation | Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method |
US20140038392A1 (en) * | 2012-02-26 | 2014-02-06 | Solexel, Inc. | Systems and methods for laser splitting and device layer transfer |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8492253B2 (en) * | 2010-12-02 | 2013-07-23 | Sunpower Corporation | Method of forming contacts for a back-contact solar cell |
-
2014
- 2014-01-20 US US14/158,931 patent/US9112100B2/en active Active
-
2015
- 2015-07-09 US US14/794,983 patent/US20150340542A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6372608B1 (en) * | 1996-08-27 | 2002-04-16 | Seiko Epson Corporation | Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method |
US20140038392A1 (en) * | 2012-02-26 | 2014-02-06 | Solexel, Inc. | Systems and methods for laser splitting and device layer transfer |
Also Published As
Publication number | Publication date |
---|---|
US9112100B2 (en) | 2015-08-18 |
US20150207023A1 (en) | 2015-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9112100B2 (en) | Method for fabricating pixelated silicon device cells | |
US9748415B2 (en) | Fast process flow, on-wafer interconnection and singulation for MEPV | |
US10069033B2 (en) | Integration of epitaxial lift-off solar cells with mini-parabolic concentrator arrays via printing method | |
KR102453503B1 (en) | Metallization of solar cells | |
US9450113B2 (en) | Alignment for metallization | |
JP2014509795A (en) | Thin silicon solar cell and manufacturing method | |
KR102279526B1 (en) | Interconnection of solar cells in a solar cell module | |
JP7489125B2 (en) | High performance solar cells, arrays and methods for their manufacture | |
US20180006180A1 (en) | Wafer bonded solar cells and fabrication methods | |
US11101401B2 (en) | Roll-to-roll metallization of solar cells | |
CN103531654A (en) | Multi-junction photovoltaic devices | |
US10304977B1 (en) | High performance ultra-thin solar cell structures | |
EP3127165B1 (en) | Method to manufacture epitaxial lift-off processed thin-film solar cells integrated with non-tracking mini-compound parabolic concentrators | |
US8440489B2 (en) | Method of manufacturing solar cell | |
US10396235B2 (en) | Indentation approaches for foil-based metallization of solar cells | |
US9831377B2 (en) | Die-cutting approaches for foil-based metallization of solar cells | |
Nielson et al. | Advanced compound semiconductor and silicon fabrication techniques for next-generation solar power systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |