US20150332953A1 - Barrier layer stack for bit line air gap formation - Google Patents
Barrier layer stack for bit line air gap formation Download PDFInfo
- Publication number
- US20150332953A1 US20150332953A1 US14/496,360 US201414496360A US2015332953A1 US 20150332953 A1 US20150332953 A1 US 20150332953A1 US 201414496360 A US201414496360 A US 201414496360A US 2015332953 A1 US2015332953 A1 US 2015332953A1
- Authority
- US
- United States
- Prior art keywords
- barrier layer
- byproduct
- bit lines
- etching
- dielectric material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004888 barrier function Effects 0.000 title claims abstract description 120
- 230000015572 biosynthetic process Effects 0.000 title description 6
- 239000006227 byproduct Substances 0.000 claims abstract description 124
- 238000005530 etching Methods 0.000 claims abstract description 69
- 238000000034 method Methods 0.000 claims abstract description 60
- 229910052751 metal Inorganic materials 0.000 claims abstract description 43
- 239000002184 metal Substances 0.000 claims abstract description 43
- 230000008569 process Effects 0.000 claims abstract description 34
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 38
- 239000003989 dielectric material Substances 0.000 claims description 30
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 18
- 239000010936 titanium Substances 0.000 claims description 18
- -1 ammonium fluorosilicate Chemical compound 0.000 claims description 17
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical group [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 16
- 229910052719 titanium Inorganic materials 0.000 claims description 16
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical group [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 13
- 238000000859 sublimation Methods 0.000 claims description 13
- 230000008022 sublimation Effects 0.000 claims description 13
- 239000010949 copper Substances 0.000 claims description 12
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 10
- 229910052802 copper Inorganic materials 0.000 claims description 10
- 239000007789 gas Substances 0.000 claims description 8
- 229910019975 (NH4)2SiF6 Inorganic materials 0.000 claims description 7
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 6
- 239000011737 fluorine Substances 0.000 claims description 6
- 229910052731 fluorine Inorganic materials 0.000 claims description 6
- 239000000126 substance Substances 0.000 claims description 6
- 239000000203 mixture Substances 0.000 claims description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 4
- 238000001312 dry etching Methods 0.000 claims description 4
- 239000001257 hydrogen Substances 0.000 claims description 4
- 229910052739 hydrogen Inorganic materials 0.000 claims description 4
- 150000004767 nitrides Chemical group 0.000 claims description 2
- 239000000463 material Substances 0.000 abstract description 59
- 239000010410 layer Substances 0.000 description 129
- 230000015654 memory Effects 0.000 description 106
- 239000000758 substrate Substances 0.000 description 18
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 12
- 230000000670 limiting effect Effects 0.000 description 10
- 230000002093 peripheral effect Effects 0.000 description 10
- 239000004065 semiconductor Substances 0.000 description 9
- 238000003491 array Methods 0.000 description 8
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 7
- 238000007667 floating Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 4
- 239000000460 chlorine Substances 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 229910021529 ammonia Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005672 electromagnetic field Effects 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000011370 conductive nanoparticle Substances 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 239000012782 phase change material Substances 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76865—Selective removal of parts of the layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
Definitions
- This application relates generally to non-volatile semiconductor memories of the flash memory type, their formation, structure and use.
- FIG. 1 An example of a flash memory system is shown in FIG. 1 , in which a memory cell array 1 is formed on a memory chip 12 , along with various peripheral circuits such as column control circuits 2 , row control circuits 3 , data input/output circuits 6 , etc.
- One popular flash EEPROM architecture utilizes a NAND array, wherein a large number of strings of memory cells are connected through one or more select transistors between individual bit lines and a reference potential. A portion of such an array is shown in plan view in FIG. 2A . Although four floating gate memory cells are shown in each string, the individual strings typically include 16, 32 or more memory cell charge storage elements, such as floating gates, in a column. Control gate (word) lines labeled WL 0 -WL 3 and string selection lines, Drain Select Line, “DSL” and Source Select Line “SSL” extend across multiple strings over rows of floating gates.
- An individual cell within a column is read and verified during programming by causing the remaining cells in the string to be turned on hard by placing a relatively high voltage on their respective word lines and by placing a relatively lower voltage on the one selected word line so that the current flowing through each string is primarily dependent only upon the level of charge stored in the addressed cell below the selected word line. That current typically is sensed for a large number of strings in parallel, thereby to read charge level states along a row of floating gates in parallel.
- the top and bottom of the string connect to the bit line and a common source line respectively through select transistors (source select transistor and drain select transistor). Select transistors do not contain floating gates and are used to connect NAND strings to control circuits when they are to be accessed, and to isolate them when they are not being accessed.
- NAND strings are generally connected by conductive lines in order to form arrays that may contain many NAND strings. At either end of a NAND string a contact area may be formed. This allows connection of the NAND string as part of the array.
- Metal contacts may be formed over contact areas to connect the contact areas (and thereby connect NAND strings) to conductive metal lines that extend over the memory array (e.g. bit lines).
- FIG. 2A shows bit line contacts BL 0 -BL 4 and common source line contacts at either end of NAND strings.
- Contacts to contact areas may be formed by etching contact holes through a dielectric layer and then filling the holes with metal.
- Metal lines, such as bit lines extend over the memory array and in peripheral areas in order to connect the memory array and various peripheral circuits. These metal lines may be close together (particularly in the memory array area where bit lines may be very close) which tends to make processing difficult and provides a risk of capacitive coupling. The characteristics of such lines (e.g. resistance) may affect memory operation.
- air gaps are formed between bit lines by removing sacrificial material in a series of etch steps that produce an etch-inhibiting byproduct and removal steps that selectively remove the byproduct. Removal may be selective according to geometry so that byproduct is removed at a high rate over sacrificial material (thus exposing the sacrificial material for subsequent etching) while byproduct may be removed at a low rate in other areas so that it remains in those areas and inhibits further etching. For example, an inner barrier layer may be exposed in a narrow gap between bit line metal and an outer barrier layer.
- Byproduct may remain in such a narrow gap during a removal step so that the byproduct subsequently protects the inner barrier layer from damage during removal of sacrificial material.
- a final removal step which may be performed at a higher temperature than other steps, removes remaining byproduct including byproduct in narrow gaps.
- An example of a method of forming an air gap between adjacent conductive lines includes: forming a plurality of trenches in a dielectric layer that is formed of a dielectric material; subsequently forming a first barrier layer in the plurality of trenches; subsequently forming a second barrier layer over the first barrier layer; and subsequently filling the plurality of trenches with a conductive metal to form bit lines; subsequently removing dielectric material between bit lines by: (a) performing a Chemical Dry Etching (CDE) step under a first set of process conditions thereby substantially etching the dielectric material and the second barrier layer without substantially etching the first barrier layer, the etching of the dielectric material under the first set of process conditions producing a byproduct that suppresses the etching of the dielectric material: and (b) subsequently performing a removal step to remove the byproduct of the etching of the dielectric material in the CDE step under a second set of process conditions.
- CDE Chemical Dry Etching
- the second barrier layer may be formed of a barrier metal; and the first barrier layer may be a nitride or an oxide of the barrier metal.
- an etchant may be supplied; and under the second set of process conditions no etchant may be supplied.
- the first set of process conditions may include a first temperature that is lower than a sublimation temperature of the byproduct, and the second set of process conditions may include a second temperature that is higher than the sublimation temperature of the byproduct. Steps (a) and (b) may be repeated two or more times until a predetermined amount of the dielectric material is removed.
- the etchant may be a gas containing fluorine (F) and hydrogen (H); and the byproduct may contain ammonium fluorosilicate ((NH 4 ) 2 SiF 6 ).
- the example may also include: (c) subsequently, after a predetermined amount of the dielectric material is removed, performing an anneal step at a temperature that his higher than any of: a sublimation temperature of the byproduct and any temperature of the first or second sets of process conditions.
- the second barrier layer may be exposed to the CDE step in an opening between the first barrier layer and the conductive metal, the opening may have a width that is equal to or smaller than 1/10 of a width of exposed dielectric portions between the bit lines.
- the first barrier layer may be titanium nitride (TiN), the second barrier layer may be titanium (Ti), and the conductive metal may be copper (Cu).
- the first set of process conditions may provide equilibrium between producing the byproduct and removing the byproduct from areas between the bit lines while generating some buildup of the byproduct over exposed areas of the second barrier layer to provide suppressed etching of the second barrier layer, and the second set of process conditions may be sufficient to remove the byproduct only from the areas between the bit lines.
- An area of the second layer may be exposed to the CDE step and the area may have a width along a direction perpendicular to the bit lines that is smaller than a distance between neighboring bit lines.
- An example of a method of forming air gaps between bit lines includes: (a) forming a plurality of bit lines in a dielectric material, an individual bit line having an inner barrier layer and an outer barrier layer; (b) subsequently etching the dielectric material using an etch step that etches the inner barrier layer, does not significantly etch the outer barrier layer, and etches the dielectric material to produce a byproduct that suppresses further etching; (c) subsequently removing the byproduct using a removal step that removes substantially all of the byproduct from over the dielectric material between bit lines and leaves at least some of the byproduct on surfaces of the inner barrier layer; and (d) repeating steps (b) and (c) until a predetermined amount of the dielectric material is removed.
- the inner barrier layer may be formed of titanium, the outer barrier layer may be formed of titanium nitride, and the byproduct may be ammonium fluorosilicate ((NH 4 ) 2 SiF 6 ).
- the etch step may be performed using a gas mixture that contains fluorine (F) and hydrogen (H).
- the etch step may be performed at a temperature below the sublimation temperature of ammonium fluorosilicate and the removal step may be performed at a temperature above the sublimation temperature of ammonium fluorosilicate.
- an anneal step may be performed to remove any remaining byproduct from over the dielectric material between bit lines and from surfaces of the inner barrier layer.
- An example of a method of forming air gaps between bit lines may include: (a) forming a plurality of bit lines in a sacrificial layer of silicon oxide, an individual bit line having an inner barrier layer of titanium and an outer barrier layer of titanium nitride; (b) subsequently etching the silicon oxide using an etch step that etches the titanium of the inner barrier layer, does not significantly etch the titanium nitride of the outer barrier layer, and etches the silicon oxide to produce a byproduct containing ammonium fluorosilicate ((NH 4 ) 2 SiF 6 ) that suppresses further etching; (c) subsequently removing the byproduct using a removal step that removes substantially all of the byproduct from over the silicon oxide between bit lines and leaves at least some of the byproduct on surfaces of the inner barrier layer; and (d) repeating steps (b) and (c) until a predetermined amount of the silicon oxide is removed.
- a final removal step may remove substantially all of the byproduct on surfaces of the inner barrier layer.
- the removal step may apply a temperature below 150 degrees centigrade and the final removal step may apply a temperature above 150 degrees centigrade.
- Step (b) may etch approximately 1-2 nanometers of silicon oxide and may be repeated at least 10 times.
- FIG. 1 is a block diagram of a prior art memory system.
- FIG. 2A is a plan view of a prior art NAND array.
- FIG. 2B shows a cross section of the NAND array of FIG. 2A .
- FIG. 2C shows another cross section of the NAND array of FIG. 2A .
- FIG. 3 illustrates an example of formation of air gaps between bit lines.
- FIGS. 4A and 4B illustrate an example of a memory array area and peripheral area respectively at an intermediate stage of fabrication.
- FIGS. 5A and 5B illustrate the integrated circuit of FIGS. 4A and 4B at a subsequent stage of fabrication after barrier layer formation.
- FIGS. 6A and 6B illustrate the integrated circuit of FIGS. 5A and 5B at a subsequent stage of fabrication after deposition of bit line metal.
- FIGS. 7A and 7B illustrate the integrated circuit of FIGS. 6A and 6B at a subsequent stage of fabrication after planarization.
- FIG. 8 illustrates bit line structure
- FIG. 9 illustrates etching to form air gaps between bit lines.
- FIG. 10 illustrates an example of an etch step that produces byproduct.
- FIG. 11 shows selective removal of byproduct.
- FIG. 12 shows etching while byproduct remains in certain areas.
- FIG. 13 shows additional byproduct from further etching.
- FIG. 14 illustrates a final removal step
- FIG. 15 shows an example of a process in equilibrium.
- FIG. 16 shows an example of process steps to form air gaps between bit lines.
- Semiconductor memory devices include volatile memory devices, such as dynamic random access memory (“DRAM”) or static random access memory (“SRAM”) devices, non-volatile memory devices, such as resistive random access memory (“ReRAM”), electrically erasable programmable read only memory (“EEPROM”), flash memory (which can also be considered a subset of EEPROM), ferroelectric random access memory (“FRAM”), and magnetoresistive random access memory (“MRAM”), and other semiconductor elements capable of storing information.
- volatile memory devices such as dynamic random access memory (“DRAM”) or static random access memory (“SRAM”) devices
- non-volatile memory devices such as resistive random access memory (“ReRAM”), electrically erasable programmable read only memory (“EEPROM”), flash memory (which can also be considered a subset of EEPROM), ferroelectric random access memory (“FRAM”), and magnetoresistive random access memory (“MRAM”), and other semiconductor elements capable of storing information.
- ReRAM resistive random access memory
- EEPROM electrically erasable
- the memory devices can be formed from passive and/or active elements, in any combinations.
- passive semiconductor memory elements include ReRAM device elements, which in some embodiments include a resistivity switching storage element, such as an anti-fuse, phase change material, etc., and optionally a steering element, such as a diode, etc.
- active semiconductor memory elements include EEPROM and flash memory device elements, which in some embodiments include elements containing a charge storage region, such as a floating gate, conductive nanoparticles, or a charge storage dielectric material.
- Multiple memory elements may be configured so that they are connected in series or so that each element is individually accessible.
- flash memory devices in a NAND configuration typically contain memory elements connected in series.
- a NAND memory array may be configured so that the array is composed of multiple strings of memory in which a string is composed of multiple memory elements sharing a single bit line and accessed as a group.
- memory elements may be configured so that each element is individually accessible, e.g., a NOR memory array.
- NAND and NOR memory configurations are exemplary, and memory elements may be otherwise configured.
- the semiconductor memory elements located within and/or over a substrate may be arranged in two or three dimensions, such as a two dimensional memory structure or a three dimensional memory structure.
- the semiconductor memory elements are arranged in a single plane or a single memory device level.
- memory elements are arranged in a plane (e.g., in an x-z direction plane) which extends substantially parallel to a major surface of a substrate that supports the memory elements.
- the substrate may be a wafer over or in which the layer of the memory elements are formed or it may be a carrier substrate which is attached to the memory elements after they are formed.
- the substrate may include a semiconductor such as silicon.
- the memory elements may be arranged in the single memory device level in an ordered array, such as in a plurality of rows and/or columns. However, the memory elements may be arrayed in non-regular or non-orthogonal configurations.
- the memory elements may each have two or more electrodes or contact lines, such as bit lines and word lines.
- a three dimensional memory array is arranged so that memory elements occupy multiple planes or multiple memory device levels, thereby forming a structure in three dimensions (i.e., in the x, y and z directions, where the y direction is substantially perpendicular and the x and z directions are substantially parallel to the major surface of the substrate).
- a three dimensional memory structure may be vertically arranged as a stack of multiple two dimensional memory device levels.
- a three dimensional memory array may be arranged as multiple vertical columns (e.g., columns extending substantially perpendicular to the major surface of the substrate, i.e., in the y direction) with each column having multiple memory elements in each column.
- the columns may be arranged in a two dimensional configuration, e.g., in an x-z plane, resulting in a three dimensional arrangement of memory elements with elements on multiple vertically stacked memory planes.
- Other configurations of memory elements in three dimensions can also constitute a three dimensional memory array.
- the memory elements may be coupled together to form a NAND string within a single horizontal (e.g., x-z) memory device levels.
- the memory elements may be coupled together to form a vertical NAND string that traverses across multiple horizontal memory device levels.
- Other three dimensional configurations can be envisioned wherein some NAND strings contain memory elements in a single memory level while other strings contain memory elements which span through multiple memory levels.
- Three dimensional memory arrays may also be designed in a NOR configuration and in a ReRAM configuration.
- a monolithic three dimensional memory array typically, one or more memory device levels are formed above a single substrate.
- the monolithic three dimensional memory array may also have one or more memory layers at least partially within the single substrate.
- the substrate may include a semiconductor such as silicon.
- the layers constituting each memory device level of the array are typically formed on the layers of the underlying memory device levels of the array.
- layers of adjacent memory device levels of a monolithic three dimensional memory array may be shared or have intervening layers between memory device levels.
- non-monolithic stacked memories can be constructed by forming memory levels on separate substrates and then stacking the memory levels atop each other. The substrates may be thinned or removed from the memory device levels before stacking, but as the memory device levels are initially formed over separate substrates, the resulting memory arrays are not monolithic three dimensional memory arrays. Further, multiple two dimensional memory arrays or three dimensional memory arrays (monolithic or non-monolithic) may be formed on separate chips and then packaged together to form a stacked-chip memory device.
- Associated circuitry is typically required for operation of the memory elements and for communication with the memory elements.
- memory devices may have circuitry used for controlling and driving memory elements to accomplish functions such as programming and reading.
- This associated circuitry may be on the same substrate as the memory elements and/or on a separate substrate.
- a controller for memory read-write operations may be located on a separate controller chip and/or on the same substrate as the memory elements.
- types of memory other than the two dimensional and three dimensional exemplary structures described here may be used.
- FIG. 1 An example of a prior art memory system is illustrated by the block diagram of FIG. 1 .
- a planar memory cell array 1 including a plurality of memory cells is controlled by a column control circuit 2 , a row control circuit 3 , a c-source control circuit 4 and a c-p-well control circuit 5 .
- the memory cell array 1 is, in this example, of the NAND type similar to that described above in the Background.
- a control circuit 2 is connected to bit lines (BL) of the memory cell array 1 for reading data stored in the memory cells, for determining a state of the memory cells during a program operation, and for controlling potential levels of the bit lines (BL) to promote the programming or to inhibit the programming.
- BL bit lines
- the row control circuit 3 is connected to word lines (WL) to select one of the word lines (WL), to apply read voltages, to apply program voltages combined with the bit line potential levels controlled by the column control circuit 2 , and to apply an erase voltage coupled with a voltage of a p-type region on which the memory cells are formed.
- the c-source control circuit 4 controls a common source line (labeled as “c-source” in FIG. 1 ) connected to the memory cells (M).
- the c-p-well control circuit 5 controls the c-p-well voltage.
- the data stored in the memory cells are read out by the column control circuit 2 and are output to external I/O lines via an I/O line and a data input/output buffer 6 .
- Program data to be stored in the memory cells are input to the data input/output buffer 6 via the external I/O lines, and transferred to the column control circuit 2 .
- the external I/O lines are connected to a controller 9 .
- the controller 9 includes various types of registers and other memory including a volatile random-access-memory (RAM) 10 .
- the memory system of FIG. 1 may be embedded as part of the host system, or may be included in a memory card, USB drive, or similar unit that is removably insertible into a mating socket of a host system. Such a card may include the entire memory system, or the controller and memory array, with associated peripheral circuits, may be provided in separate cards.
- the memory system of FIG. 1 may also be used in a Solid State Drive (SSD) or similar unit that provides mass data storage in a tablet, laptop computer, or similar device.
- SSD Solid State Drive
- Memory systems may be used with a variety of hosts in a variety of different environments.
- a host may be a mobile device such as a cell phone, laptop, music player (e.g.
- Such memory systems may be inactive, without power, for long periods during which they may be subject to various conditions including high temperatures, vibration, electromagnetic fields, etc.
- Memory systems for such hosts, whether removable or embedded, may be selected for low power consumption, high data retention, and reliability in a wide range of environmental conditions (e.g. a wide temperature range).
- Other hosts may be stationary.
- servers used for internet applications may use nonvolatile memory systems for storage of data that is sent and received over the internet. Such systems may remain powered up without interruption for extended periods (e.g. a year or more) and may be frequently accessed throughout such periods. Individual blocks may be frequently written and erased so that endurance may be a major concern.
- FIGS. 2A-2C show different views of a prior art NAND flash memory.
- FIG. 2A shows a plan view of a portion of such a memory array including bit lines and word lines (this is a simplified structure with a small number of word lines and bit lines).
- FIG. 2B shows a cross section along A-A (along a NAND string) showing individual memory cells that are connected in series.
- Contacts, or vias are formed at either end to connect the NAND strings in the memory array to conductive lines (e.g. connecting to bit lines at one end and to a common source line at the other end).
- Such a via may be formed of metal that is deposited into a contact hole that is formed in a dielectric layer.
- FIG. 1 shows a plan view of a portion of such a memory array including bit lines and word lines (this is a simplified structure with a small number of word lines and bit lines).
- FIG. 2B shows a cross section along A-A (a NAND string) showing individual memory cells that are connected
- FIG. 2C shows a cross section along B-B of FIG. 2A .
- This view shows metal vias extending down through contact holes in a dielectric layer to make contact with active areas (“AA”) in the substrate (i.e. with N+ areas of FIG. 2B ).
- AA active areas
- STI regions are located between active areas of different strings to electrically isolate an individual NAND string from its neighbors.
- Bit lines extend over the memory array in a direction perpendicular to the cross section shown. Alternating bit lines are connected to vias in the cross section shown. (It will be understood that other vias, that are not visible in the cross section shown, connect the remaining bit lines to other active areas). In this arrangement, locations of vias alternate so that there is more space between vias and thus less risk of contact between vias. Other arrangements are also possible.
- FIG. 2C shows bit lines formed in a dielectric material.
- copper bit lines may be formed by a damascene process in which elongated openings, or trenches, are formed in the dielectric layer and then copper is deposited to fill the trenches. When excess copper is removed (e.g. by Chemical Mechanical Polishing, CMP) copper lines remain.
- a suitable dielectric may be chosen to keep bit line-to-bit line capacitance low.
- bit lines-to-bit line coupling One way to reduce bit line-to-bit line coupling is to provide an air gap between neighboring bit lines. Thus, rather than maintain dielectric portions between bit lines, the bit lines are formed in a sacrificial layer which is then removed to leave air gaps between bit lines.
- bit lines Removing sacrificial material between bit lines generally requires some form of etching which may expose bit lines to etch related damage. While a suitable combination of sacrificial material and etch chemistry may be chosen so that sacrificial material is etched at a higher rate than bit line materials, some etching of bit line materials may occur and bit lines may be damaged accordingly. For example, bit line metal and/or barrier layer material may be damaged by etching.
- FIG. 3 shows an example of an etch step that removes sacrificial material 301 to form air gaps between bit lines 303 a - e . While removing sacrificial material 301 the etch may also remove some bit line metal and/or some barrier layer material and thus damage bit lines. Conductive lines other than bit lines may also be affected. For example, conductive lines in the periphery of a memory array may connect peripheral circuits and may also be affected by etch damage. It is generally desirable to maintain conductive lines, including both metal and barrier layers, intact throughout removal of sacrificial material to form air gaps.
- FIGS. 4A and 4B show cross sections of an array area and peripheral area respectively at an intermediate stage of fabrication. These figures illustrate a stage during formation of bit lines and other metal lines using a damascene process.
- Trenches 411 a - 411 e are formed in sacrificial material layer 413 in the array area where bit lines are to be formed.
- Similar trenches 411 f - g are formed in the peripheral area where conductive lines are to be formed (e.g. connecting peripheral circuits).
- Underlying dielectric layer 419 and vias 407 a - d are shown while the active areas and substrate are omitted for clarity.
- FIGS. 5A and 5B show the structures of FIGS. 4A and 4B after deposition of a barrier layer 515 .
- Various materials may be used to form barrier layers depending on the conductive line metal being used (e.g. tungsten, copper, or other metal) and the process requirements. It is common to form a barrier layer as a compound layer made up of individual layers of different materials.
- An example of such a compound barrier layer is made up of a titanium nitride layer and a titanium layer.
- Such a barrier layer may be suitable for use with copper as a bit line material in some memory circuits.
- FIGS. 6A and 6B show the structure of FIGS. 5A and 5B after deposition of a conductive line metal 619 .
- a conductive line metal 619 For example, copper, tungsten, or some other metal may be blanket deposited by Physical Vapor Deposition (PVD), e.g. by sputtering, or by electroplating, Chemical Vapor Deposition, or some other technique.
- PVD Physical Vapor Deposition
- electroplating Chemical Vapor Deposition, or some other technique.
- CMP Chemical Mechanical Polishing
- FIGS. 7A and 7B show subsequent etching to remove sacrificial material 413 .
- sacrificial material may be silicon oxide (e.g. SiO2) formed using tetraethyl orthosilicate (TEOS) which may be etched using a chlorine (Cl) or fluorine (F) based etch chemistry. It can be seen that while sacrificial material 413 is etched barrier layer material may be exposed to etch conditions. In some cases this may cause damage to barrier layer material.
- FIG. 8 shows a more detailed view of bit lines that include bit line metal 801 protected by a compound barrier layer 803 formed of an outer barrier layer 805 (e.g. titanium nitride) and an inner barrier layer 807 (e.g. titanium).
- an outer barrier layer 805 e.g. titanium nitride
- an inner barrier layer 807 e.g. titanium
- titanium nitride is more etch resistant than titanium during etching (e.g. wet etching or dry etching).
- the titanium nitride layer 805 provides a protective layer around the titanium layer 807 during etching and prevents damage to titanium layer 807 .
- some titanium may remain exposed in this structure so that damage may still occur.
- FIG. 9 shows how, as etching proceeds, some of inner barrier layer 807 may be etched where it is exposed between the outer barrier layer 805 and conductive metal 801 . While the outer barrier layer provides protection from lateral etching, some etching proceeds through the exposed areas of the inner barrier layer 807 at or near the top of the bit line (e.g. areas 809 a - b in FIG. 9 ). This damage to the inner barrier layer 807 may compromise the inner barrier layer.
- a titanium inner barrier layer may be etched by fluorine or chlorine ions in an etch gas.
- An alternative scheme for removing sacrificial material reduces etching of inner barrier layer material that may be exposed between the outer barrier layer and the conductive metal.
- a suitable etching scheme may produce a byproduct that inhibits further etching. The byproduct may be removed from large exposed areas so that etching on large areas continues while the byproduct remains in small areas (such as the gap between conductive metal and outer barrier layer).
- FIG. 10 shows an example of an etching scheme that produces a byproduct 811 that forms a byproduct layer over surfaces as shown.
- Byproduct 811 generally covers surfaces being etched including surfaces of sacrificial material 813 and inner barrier layer 807 . As surfaces being etched become covered with byproduct 811 , the etch rate goes down. Such an etch step may be considered self-limiting.
- a suitable etch scheme may use Chemical Dry Etching (CDE) with an ammonia (NH3) and hydrofluoric acid (HF) to etch sacrificial material such as silicon oxide thereby producing ammonium fluorosilicate ((NH4)2SiF6).
- CDE Chemical Dry Etching
- NH3 ammonia
- HF hydrofluoric acid
- Ammonium fluorosilicate may be considered an etch byproduct.
- Ammonium fluorosilicate may form a layer of byproduct as shown in FIG. 10 which inhibits further etching of sacrificial layer silicon oxide 813 and also inhibits further etching of inner barrier layer 807 .
- FIG. 11 shows an example of byproduct removal in which byproduct 811 such as ammonium fluorosilicate is removed. Ammonium fluorosilicate may sublimate under the right conditions so that it is a byproduct that can be removed by applying such conditions (other byproducts may be removed using similar or different conditions).
- a removal step may use a higher temperature than the etch step (e.g. 100 degrees Celsius for removal and 90 degrees Celsius for etching).
- the temperature for an etching step may be below a sublimation temperature for a byproduct while the temperature for a removal step may be above a sublimation temperature for the byproduct.
- removal may be performed at reduced pressure (i.e. under vacuum) and the step may be referred to as a “vacuum” step.
- the gap between bit lines has a dimension, W 2 , which is significantly larger than the dimension of the gap between the outer barrier layer and conductive metal, W 1 .
- W 1 may be about 1-3 nanometers while W 2 may be about 20 nanometers (W 2 may be an order of magnitude larger, i.e.
- byproduct may be removed at very different rates so that the removal process may be considered selective to byproduct overlying the sacrificial material 813 .
- the removal step may stop when all or substantially all byproduct is removed from the sacrificial material 813 . A significant amount byproduct may remain on the inner barrier layer 807 at this point so that surfaces of inner barrier layer 807 remains covered.
- another etch step may remove additional sacrificial material as shown in FIG. 12 .
- this step there is little or no byproduct overlying sacrificial material 813 so that the etch rate for the sacrificial material 813 may be relatively high (no inhibiting effect from byproduct).
- byproduct remains overlying the previously exposed area of the inner barrier layer 807 (e.g. portions 811 a - b remain). Therefore, etching of the inner barrier layer 807 is inhibited by this byproduct even at the start of the etch step. Little or no etching of inner barrier layer 807 may occur as a result.
- this etch step may remove sacrificial material without removing significant inner barrier layer material.
- byproduct is produced which coats surfaces and inhibits further etching as shown by additional byproduct 819 in FIG. 13 .
- Portions of byproduct e.g. portions 188 a - b
- a series of alternating etch steps and byproduct removal steps are performed until the desired amount of sacrificial material is etched away.
- this cycle of etching and removing produces selective etching of sacrificial material with very little etching of inner barrier layer material.
- some etching of barrier layer material may occur (e.g. in first step, or steps) this etching tends to be limited because as the inner barrier material is etched a narrow trench is formed and byproduct tends to remain in such a narrow trench during a subsequent removal step.
- significant etching of the inner barrier layer may be confined to one or more early etch steps (and may be confined to a few nanometers in depth) and may not be significant in later steps.
- etch-removal steps depends on the amount of sacrificial material to be removed and on the specific process used.
- an individual etch step may remove 1-2 nanometers of sacrificial material so that removing 30-40 nanometers of sacrificial material may be achieved with about 30 cycles.
- an etch stop layer may be included in a structure at a level where etching is to cease, i.e. below the sacrificial material. The etch stop layer may have a low etch rate so that when etching reaches the etch stop layer etching becomes very slow.
- etching proceeds in a controlled and uniform manner. While some etch processes may be sensitive to temperature variation, variation in electromagnetic field strength, variation in chemical concentration, or other variation in process parameters, a self-limiting etch step such as described above tends to be less sensitive and thus provide good etch uniformity even if some process parameters are not uniform.
- Etch depth may be controlled by setting the number of cycles. In some cases, a cycle of self-limiting etch and byproduct removal may provide sufficiently uniform etching with enough etch depth control so that an etch stop layer is unnecessary.
- FIG. 14 shows an example of removal of byproduct, including byproduct overlying the inner barrier layer 807 , during a final byproduct removal step that is different to earlier byproduct removal steps.
- this final byproduct removal step may be carried out at an elevated temperature that is significantly higher than the temperature of the earlier byproduct removal steps (e.g. 200 degrees Celsius compared with 90 degrees Celsius).
- Such a step may be referred to as an “anneal” step or Post Heat Treatment (PHT) step and may be carried out at an elevated temperature that is higher than a sublimation temperature of a component of the byproduct that is to be removed.
- PHT Post Heat Treatment
- FIG. 14 shows an etch stop layer 821 .
- a suitable material for an etch stop layer may be silicon nitride (SiN).
- SiN silicon nitride
- sufficient control of etch depth is achieved using alternating etch and removal steps so that no etch stop layer may be used while in other cases an etch stop layer may be used with alternating etch and removal steps to provide additional control of etch depth.
- a self-limiting etch step may be controlled so that it is in equilibrium with the rate of byproduct removal being equal to the rate of generation of byproduct (at least in a particular area such as over sacrificial layer 813 ).
- the rate of byproduct generation by etching sacrificial material 813 is equal to the rate of byproduct removal over sacrificial layer 813 with little or no byproduct remaining on surfaces of sacrificial layer 813 .
- the rate of byproduct removal over inner barrier layer 807 may initially be lower than the rate of generation at this location so that some buildup of byproduct occurs in these locations. Subsequently, equilibrium may occur at these locations.
- equilibrium may occur with a very low etch rate and low removal rate so that little or no etching of inner barrier layer 807 occurs.
- a single etch step may continue until the desired amount of sacrificial material is removed. Then, a single final removal step may be performed to remove all byproduct. This may be similar to the final byproduct removal step described above. Thus, rather than performing multiple cycles of etching and removing byproduct, a single etch step may be performed followed by a single byproduct removal step. The etch depth may be controlled by time rather than by the number of cycles. Alternatively, multiple steps may be performed under equilibrium conditions.
- FIG. 16 illustrates an example of steps used to form bit lines with air gaps.
- Trenches are formed in a sacrificial layer 125 (e.g. in a silicon oxide layer such as SiO2).
- a barrier layer is formed of multiple individual layers (e.g. at least two layers, an inner barrier layer such as titanium and an outer barrier layer such as titanium nitride).
- a conductive metal such as copper, tungsten, or other metal, is deposited over the barrier layers 129 .
- a planarization step is performed 131 to remove excess metal and to expose the sacrificial layer between bit lines so that it may be removed.
- An etch step (e.g.
- CDE using ammonia and HF is performed 133 and generates a byproduct (e.g. containing ammonium fluorosilicate) that inhibits further etching as the etch step continues.
- a removal step is performed 135 to remove the byproduct from over the sacrificial layer (thereby exposing the sacrificial layer) while maintaining the byproduct in other locations such as over the inner barrier layer (thereby leaving the inner barrier layer unexposed).
- the etch is not finished 137 (i.e. if the desired etch depth has not been achieved) then the process continues to perform another etch step 133 and another removal step 135 .
- a number of such cycles may be performed in order to remove a desired amount of sacrificial material.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- The present application claims the benefit of U.S. Provisional Patent Application No. 61/993,264, entitled, “Stacked Barrier Metal for Forming Bit line Air Gap” filed on May 14, 2014, which is hereby incorporated by reference in its entirety.
- This application relates generally to non-volatile semiconductor memories of the flash memory type, their formation, structure and use.
- There are many commercially successful non-volatile memory products being used today, particularly in the form of small form factor cards, USB drives, embedded memory, and Solid State Drives (SSDs) which use an array of flash EEPROM cells. An example of a flash memory system is shown in
FIG. 1 , in which amemory cell array 1 is formed on amemory chip 12, along with various peripheral circuits such as column control circuits 2,row control circuits 3, data input/output circuits 6, etc. - One popular flash EEPROM architecture utilizes a NAND array, wherein a large number of strings of memory cells are connected through one or more select transistors between individual bit lines and a reference potential. A portion of such an array is shown in plan view in
FIG. 2A . Although four floating gate memory cells are shown in each string, the individual strings typically include 16, 32 or more memory cell charge storage elements, such as floating gates, in a column. Control gate (word) lines labeled WL0-WL3 and string selection lines, Drain Select Line, “DSL” and Source Select Line “SSL” extend across multiple strings over rows of floating gates. An individual cell within a column is read and verified during programming by causing the remaining cells in the string to be turned on hard by placing a relatively high voltage on their respective word lines and by placing a relatively lower voltage on the one selected word line so that the current flowing through each string is primarily dependent only upon the level of charge stored in the addressed cell below the selected word line. That current typically is sensed for a large number of strings in parallel, thereby to read charge level states along a row of floating gates in parallel. - The top and bottom of the string connect to the bit line and a common source line respectively through select transistors (source select transistor and drain select transistor). Select transistors do not contain floating gates and are used to connect NAND strings to control circuits when they are to be accessed, and to isolate them when they are not being accessed.
- NAND strings are generally connected by conductive lines in order to form arrays that may contain many NAND strings. At either end of a NAND string a contact area may be formed. This allows connection of the NAND string as part of the array. Metal contacts may be formed over contact areas to connect the contact areas (and thereby connect NAND strings) to conductive metal lines that extend over the memory array (e.g. bit lines).
FIG. 2A shows bit line contacts BL0-BL4 and common source line contacts at either end of NAND strings. Contacts to contact areas may be formed by etching contact holes through a dielectric layer and then filling the holes with metal. Metal lines, such as bit lines, extend over the memory array and in peripheral areas in order to connect the memory array and various peripheral circuits. These metal lines may be close together (particularly in the memory array area where bit lines may be very close) which tends to make processing difficult and provides a risk of capacitive coupling. The characteristics of such lines (e.g. resistance) may affect memory operation. - Thus, there is a need for a memory chip manufacturing process that forms uniform low resistance conductive lines, such as bit lines, in close proximity in an efficient manner.
- According to an example of formation of a memory integrated circuit, air gaps are formed between bit lines by removing sacrificial material in a series of etch steps that produce an etch-inhibiting byproduct and removal steps that selectively remove the byproduct. Removal may be selective according to geometry so that byproduct is removed at a high rate over sacrificial material (thus exposing the sacrificial material for subsequent etching) while byproduct may be removed at a low rate in other areas so that it remains in those areas and inhibits further etching. For example, an inner barrier layer may be exposed in a narrow gap between bit line metal and an outer barrier layer. Byproduct may remain in such a narrow gap during a removal step so that the byproduct subsequently protects the inner barrier layer from damage during removal of sacrificial material. When the desired amount of sacrificial material has been removed, a final removal step, which may be performed at a higher temperature than other steps, removes remaining byproduct including byproduct in narrow gaps.
- An example of a method of forming an air gap between adjacent conductive lines includes: forming a plurality of trenches in a dielectric layer that is formed of a dielectric material; subsequently forming a first barrier layer in the plurality of trenches; subsequently forming a second barrier layer over the first barrier layer; and subsequently filling the plurality of trenches with a conductive metal to form bit lines; subsequently removing dielectric material between bit lines by: (a) performing a Chemical Dry Etching (CDE) step under a first set of process conditions thereby substantially etching the dielectric material and the second barrier layer without substantially etching the first barrier layer, the etching of the dielectric material under the first set of process conditions producing a byproduct that suppresses the etching of the dielectric material: and (b) subsequently performing a removal step to remove the byproduct of the etching of the dielectric material in the CDE step under a second set of process conditions.
- The second barrier layer may be formed of a barrier metal; and the first barrier layer may be a nitride or an oxide of the barrier metal. Under the first set of process conditions an etchant may be supplied; and under the second set of process conditions no etchant may be supplied. The first set of process conditions may include a first temperature that is lower than a sublimation temperature of the byproduct, and the second set of process conditions may include a second temperature that is higher than the sublimation temperature of the byproduct. Steps (a) and (b) may be repeated two or more times until a predetermined amount of the dielectric material is removed. The etchant may be a gas containing fluorine (F) and hydrogen (H); and the byproduct may contain ammonium fluorosilicate ((NH4)2SiF6). The example may also include: (c) subsequently, after a predetermined amount of the dielectric material is removed, performing an anneal step at a temperature that his higher than any of: a sublimation temperature of the byproduct and any temperature of the first or second sets of process conditions. The second barrier layer may be exposed to the CDE step in an opening between the first barrier layer and the conductive metal, the opening may have a width that is equal to or smaller than 1/10 of a width of exposed dielectric portions between the bit lines. The first barrier layer may be titanium nitride (TiN), the second barrier layer may be titanium (Ti), and the conductive metal may be copper (Cu). The first set of process conditions may provide equilibrium between producing the byproduct and removing the byproduct from areas between the bit lines while generating some buildup of the byproduct over exposed areas of the second barrier layer to provide suppressed etching of the second barrier layer, and the second set of process conditions may be sufficient to remove the byproduct only from the areas between the bit lines. An area of the second layer may be exposed to the CDE step and the area may have a width along a direction perpendicular to the bit lines that is smaller than a distance between neighboring bit lines.
- An example of a method of forming air gaps between bit lines includes: (a) forming a plurality of bit lines in a dielectric material, an individual bit line having an inner barrier layer and an outer barrier layer; (b) subsequently etching the dielectric material using an etch step that etches the inner barrier layer, does not significantly etch the outer barrier layer, and etches the dielectric material to produce a byproduct that suppresses further etching; (c) subsequently removing the byproduct using a removal step that removes substantially all of the byproduct from over the dielectric material between bit lines and leaves at least some of the byproduct on surfaces of the inner barrier layer; and (d) repeating steps (b) and (c) until a predetermined amount of the dielectric material is removed.
- The inner barrier layer may be formed of titanium, the outer barrier layer may be formed of titanium nitride, and the byproduct may be ammonium fluorosilicate ((NH4)2SiF6). The etch step may be performed using a gas mixture that contains fluorine (F) and hydrogen (H). The etch step may be performed at a temperature below the sublimation temperature of ammonium fluorosilicate and the removal step may be performed at a temperature above the sublimation temperature of ammonium fluorosilicate. Subsequent to step (d), an anneal step may be performed to remove any remaining byproduct from over the dielectric material between bit lines and from surfaces of the inner barrier layer.
- An example of a method of forming air gaps between bit lines may include: (a) forming a plurality of bit lines in a sacrificial layer of silicon oxide, an individual bit line having an inner barrier layer of titanium and an outer barrier layer of titanium nitride; (b) subsequently etching the silicon oxide using an etch step that etches the titanium of the inner barrier layer, does not significantly etch the titanium nitride of the outer barrier layer, and etches the silicon oxide to produce a byproduct containing ammonium fluorosilicate ((NH4)2SiF6) that suppresses further etching; (c) subsequently removing the byproduct using a removal step that removes substantially all of the byproduct from over the silicon oxide between bit lines and leaves at least some of the byproduct on surfaces of the inner barrier layer; and (d) repeating steps (b) and (c) until a predetermined amount of the silicon oxide is removed. Subsequent to removing the predetermined amount of silicon oxide a final removal step may remove substantially all of the byproduct on surfaces of the inner barrier layer. The removal step may apply a temperature below 150 degrees centigrade and the final removal step may apply a temperature above 150 degrees centigrade. Step (b) may etch approximately 1-2 nanometers of silicon oxide and may be repeated at least 10 times.
- Various aspects, advantages, and features are included in the following description of certain examples, which description should be taken in conjunction with the accompanying drawings.
-
FIG. 1 is a block diagram of a prior art memory system. -
FIG. 2A is a plan view of a prior art NAND array. -
FIG. 2B shows a cross section of the NAND array ofFIG. 2A . -
FIG. 2C shows another cross section of the NAND array ofFIG. 2A . -
FIG. 3 illustrates an example of formation of air gaps between bit lines. -
FIGS. 4A and 4B illustrate an example of a memory array area and peripheral area respectively at an intermediate stage of fabrication. -
FIGS. 5A and 5B illustrate the integrated circuit ofFIGS. 4A and 4B at a subsequent stage of fabrication after barrier layer formation. -
FIGS. 6A and 6B illustrate the integrated circuit ofFIGS. 5A and 5B at a subsequent stage of fabrication after deposition of bit line metal. -
FIGS. 7A and 7B illustrate the integrated circuit ofFIGS. 6A and 6B at a subsequent stage of fabrication after planarization. -
FIG. 8 illustrates bit line structure. -
FIG. 9 illustrates etching to form air gaps between bit lines. -
FIG. 10 illustrates an example of an etch step that produces byproduct. -
FIG. 11 shows selective removal of byproduct. -
FIG. 12 shows etching while byproduct remains in certain areas. -
FIG. 13 shows additional byproduct from further etching. -
FIG. 14 illustrates a final removal step. -
FIG. 15 shows an example of a process in equilibrium. -
FIG. 16 shows an example of process steps to form air gaps between bit lines. - Semiconductor memory devices include volatile memory devices, such as dynamic random access memory (“DRAM”) or static random access memory (“SRAM”) devices, non-volatile memory devices, such as resistive random access memory (“ReRAM”), electrically erasable programmable read only memory (“EEPROM”), flash memory (which can also be considered a subset of EEPROM), ferroelectric random access memory (“FRAM”), and magnetoresistive random access memory (“MRAM”), and other semiconductor elements capable of storing information. Each type of memory device may have different configurations. For example, flash memory devices may be configured in a NAND or a NOR configuration.
- The memory devices can be formed from passive and/or active elements, in any combinations. By way of non-limiting example, passive semiconductor memory elements include ReRAM device elements, which in some embodiments include a resistivity switching storage element, such as an anti-fuse, phase change material, etc., and optionally a steering element, such as a diode, etc. Further by way of non-limiting example, active semiconductor memory elements include EEPROM and flash memory device elements, which in some embodiments include elements containing a charge storage region, such as a floating gate, conductive nanoparticles, or a charge storage dielectric material.
- Multiple memory elements may be configured so that they are connected in series or so that each element is individually accessible. By way of non-limiting example, flash memory devices in a NAND configuration (NAND memory) typically contain memory elements connected in series. A NAND memory array may be configured so that the array is composed of multiple strings of memory in which a string is composed of multiple memory elements sharing a single bit line and accessed as a group. Alternatively, memory elements may be configured so that each element is individually accessible, e.g., a NOR memory array. NAND and NOR memory configurations are exemplary, and memory elements may be otherwise configured.
- The semiconductor memory elements located within and/or over a substrate may be arranged in two or three dimensions, such as a two dimensional memory structure or a three dimensional memory structure.
- In a two dimensional memory structure, the semiconductor memory elements are arranged in a single plane or a single memory device level. Typically, in a two dimensional memory structure, memory elements are arranged in a plane (e.g., in an x-z direction plane) which extends substantially parallel to a major surface of a substrate that supports the memory elements. The substrate may be a wafer over or in which the layer of the memory elements are formed or it may be a carrier substrate which is attached to the memory elements after they are formed. As a non-limiting example, the substrate may include a semiconductor such as silicon.
- The memory elements may be arranged in the single memory device level in an ordered array, such as in a plurality of rows and/or columns. However, the memory elements may be arrayed in non-regular or non-orthogonal configurations. The memory elements may each have two or more electrodes or contact lines, such as bit lines and word lines.
- A three dimensional memory array is arranged so that memory elements occupy multiple planes or multiple memory device levels, thereby forming a structure in three dimensions (i.e., in the x, y and z directions, where the y direction is substantially perpendicular and the x and z directions are substantially parallel to the major surface of the substrate).
- As a non-limiting example, a three dimensional memory structure may be vertically arranged as a stack of multiple two dimensional memory device levels. As another non-limiting example, a three dimensional memory array may be arranged as multiple vertical columns (e.g., columns extending substantially perpendicular to the major surface of the substrate, i.e., in the y direction) with each column having multiple memory elements in each column. The columns may be arranged in a two dimensional configuration, e.g., in an x-z plane, resulting in a three dimensional arrangement of memory elements with elements on multiple vertically stacked memory planes. Other configurations of memory elements in three dimensions can also constitute a three dimensional memory array.
- By way of non-limiting example, in a three dimensional NAND memory array, the memory elements may be coupled together to form a NAND string within a single horizontal (e.g., x-z) memory device levels. Alternatively, the memory elements may be coupled together to form a vertical NAND string that traverses across multiple horizontal memory device levels. Other three dimensional configurations can be envisioned wherein some NAND strings contain memory elements in a single memory level while other strings contain memory elements which span through multiple memory levels. Three dimensional memory arrays may also be designed in a NOR configuration and in a ReRAM configuration.
- Typically, in a monolithic three dimensional memory array, one or more memory device levels are formed above a single substrate. Optionally, the monolithic three dimensional memory array may also have one or more memory layers at least partially within the single substrate. As a non-limiting example, the substrate may include a semiconductor such as silicon. In a monolithic three dimensional array, the layers constituting each memory device level of the array are typically formed on the layers of the underlying memory device levels of the array. However, layers of adjacent memory device levels of a monolithic three dimensional memory array may be shared or have intervening layers between memory device levels.
- Then again, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device having multiple layers of memory. For example, non-monolithic stacked memories can be constructed by forming memory levels on separate substrates and then stacking the memory levels atop each other. The substrates may be thinned or removed from the memory device levels before stacking, but as the memory device levels are initially formed over separate substrates, the resulting memory arrays are not monolithic three dimensional memory arrays. Further, multiple two dimensional memory arrays or three dimensional memory arrays (monolithic or non-monolithic) may be formed on separate chips and then packaged together to form a stacked-chip memory device.
- Associated circuitry is typically required for operation of the memory elements and for communication with the memory elements. As non-limiting examples, memory devices may have circuitry used for controlling and driving memory elements to accomplish functions such as programming and reading. This associated circuitry may be on the same substrate as the memory elements and/or on a separate substrate. For example, a controller for memory read-write operations may be located on a separate controller chip and/or on the same substrate as the memory elements.
- In other examples, types of memory other than the two dimensional and three dimensional exemplary structures described here may be used.
- An example of a prior art memory system is illustrated by the block diagram of
FIG. 1 . A planarmemory cell array 1 including a plurality of memory cells is controlled by a column control circuit 2, arow control circuit 3, a c-source control circuit 4 and a c-p-well control circuit 5. Thememory cell array 1 is, in this example, of the NAND type similar to that described above in the Background. A control circuit 2 is connected to bit lines (BL) of thememory cell array 1 for reading data stored in the memory cells, for determining a state of the memory cells during a program operation, and for controlling potential levels of the bit lines (BL) to promote the programming or to inhibit the programming. Therow control circuit 3 is connected to word lines (WL) to select one of the word lines (WL), to apply read voltages, to apply program voltages combined with the bit line potential levels controlled by the column control circuit 2, and to apply an erase voltage coupled with a voltage of a p-type region on which the memory cells are formed. The c-source control circuit 4 controls a common source line (labeled as “c-source” inFIG. 1 ) connected to the memory cells (M). The c-p-well control circuit 5 controls the c-p-well voltage. - The data stored in the memory cells are read out by the column control circuit 2 and are output to external I/O lines via an I/O line and a data input/output buffer 6. Program data to be stored in the memory cells are input to the data input/output buffer 6 via the external I/O lines, and transferred to the column control circuit 2. The external I/O lines are connected to a controller 9. The controller 9 includes various types of registers and other memory including a volatile random-access-memory (RAM) 10.
- The memory system of
FIG. 1 may be embedded as part of the host system, or may be included in a memory card, USB drive, or similar unit that is removably insertible into a mating socket of a host system. Such a card may include the entire memory system, or the controller and memory array, with associated peripheral circuits, may be provided in separate cards. The memory system ofFIG. 1 may also be used in a Solid State Drive (SSD) or similar unit that provides mass data storage in a tablet, laptop computer, or similar device. Memory systems may be used with a variety of hosts in a variety of different environments. For example, a host may be a mobile device such as a cell phone, laptop, music player (e.g. MP3 player), Global Positioning System (GPS) device, tablet computer, or the like. Such memory systems may be inactive, without power, for long periods during which they may be subject to various conditions including high temperatures, vibration, electromagnetic fields, etc. Memory systems for such hosts, whether removable or embedded, may be selected for low power consumption, high data retention, and reliability in a wide range of environmental conditions (e.g. a wide temperature range). Other hosts may be stationary. For example, servers used for internet applications may use nonvolatile memory systems for storage of data that is sent and received over the internet. Such systems may remain powered up without interruption for extended periods (e.g. a year or more) and may be frequently accessed throughout such periods. Individual blocks may be frequently written and erased so that endurance may be a major concern. -
FIGS. 2A-2C show different views of a prior art NAND flash memory. In particular,FIG. 2A shows a plan view of a portion of such a memory array including bit lines and word lines (this is a simplified structure with a small number of word lines and bit lines).FIG. 2B shows a cross section along A-A (along a NAND string) showing individual memory cells that are connected in series. Contacts, or vias, are formed at either end to connect the NAND strings in the memory array to conductive lines (e.g. connecting to bit lines at one end and to a common source line at the other end). Such a via may be formed of metal that is deposited into a contact hole that is formed in a dielectric layer.FIG. 2C shows a cross section along B-B ofFIG. 2A . This view shows metal vias extending down through contact holes in a dielectric layer to make contact with active areas (“AA”) in the substrate (i.e. with N+ areas ofFIG. 2B ). STI regions are located between active areas of different strings to electrically isolate an individual NAND string from its neighbors. Bit lines extend over the memory array in a direction perpendicular to the cross section shown. Alternating bit lines are connected to vias in the cross section shown. (It will be understood that other vias, that are not visible in the cross section shown, connect the remaining bit lines to other active areas). In this arrangement, locations of vias alternate so that there is more space between vias and thus less risk of contact between vias. Other arrangements are also possible. - As memories become smaller, the spacing between bit lines tends to diminish. Accordingly, capacitive coupling between bit lines tends to increase as technology progresses to ever-smaller dimensions.
FIG. 2C shows bit lines formed in a dielectric material. For example, copper bit lines may be formed by a damascene process in which elongated openings, or trenches, are formed in the dielectric layer and then copper is deposited to fill the trenches. When excess copper is removed (e.g. by Chemical Mechanical Polishing, CMP) copper lines remain. A suitable dielectric may be chosen to keep bit line-to-bit line capacitance low. - One way to reduce bit line-to-bit line coupling is to provide an air gap between neighboring bit lines. Thus, rather than maintain dielectric portions between bit lines, the bit lines are formed in a sacrificial layer which is then removed to leave air gaps between bit lines.
- Removing sacrificial material between bit lines generally requires some form of etching which may expose bit lines to etch related damage. While a suitable combination of sacrificial material and etch chemistry may be chosen so that sacrificial material is etched at a higher rate than bit line materials, some etching of bit line materials may occur and bit lines may be damaged accordingly. For example, bit line metal and/or barrier layer material may be damaged by etching.
-
FIG. 3 shows an example of an etch step that removessacrificial material 301 to form air gaps between bit lines 303 a-e. While removingsacrificial material 301 the etch may also remove some bit line metal and/or some barrier layer material and thus damage bit lines. Conductive lines other than bit lines may also be affected. For example, conductive lines in the periphery of a memory array may connect peripheral circuits and may also be affected by etch damage. It is generally desirable to maintain conductive lines, including both metal and barrier layers, intact throughout removal of sacrificial material to form air gaps. -
FIGS. 4A and 4B show cross sections of an array area and peripheral area respectively at an intermediate stage of fabrication. These figures illustrate a stage during formation of bit lines and other metal lines using a damascene process. Trenches 411 a-411 e are formed insacrificial material layer 413 in the array area where bit lines are to be formed.Similar trenches 411 f-g are formed in the peripheral area where conductive lines are to be formed (e.g. connecting peripheral circuits). Underlyingdielectric layer 419 and vias 407 a-d are shown while the active areas and substrate are omitted for clarity. -
FIGS. 5A and 5B show the structures ofFIGS. 4A and 4B after deposition of abarrier layer 515. Various materials may be used to form barrier layers depending on the conductive line metal being used (e.g. tungsten, copper, or other metal) and the process requirements. It is common to form a barrier layer as a compound layer made up of individual layers of different materials. An example of such a compound barrier layer is made up of a titanium nitride layer and a titanium layer. Such a barrier layer may be suitable for use with copper as a bit line material in some memory circuits. -
FIGS. 6A and 6B show the structure ofFIGS. 5A and 5B after deposition of aconductive line metal 619. For example, copper, tungsten, or some other metal may be blanket deposited by Physical Vapor Deposition (PVD), e.g. by sputtering, or by electroplating, Chemical Vapor Deposition, or some other technique. - Excess metal is then removed to leave metal only in trenches thereby forming
separate bit lines 619 a-e andperipheral lines 619 f-g as shown inFIGS. 7A-B .Barrier layer 515 is also divided intoseparate portions 515 a-g in this step, with each barrier layer portion protecting a corresponding conductive metal line. For example Chemical Mechanical Polishing (CMP) may be used to removemetal 619 and to removebarrier layer 515 overlyingsacrificial material 413 to exposesacrificial material 413. -
FIGS. 7A and 7B show subsequent etching to removesacrificial material 413. For example, sacrificial material may be silicon oxide (e.g. SiO2) formed using tetraethyl orthosilicate (TEOS) which may be etched using a chlorine (Cl) or fluorine (F) based etch chemistry. It can be seen that whilesacrificial material 413 is etched barrier layer material may be exposed to etch conditions. In some cases this may cause damage to barrier layer material. -
FIG. 8 shows a more detailed view of bit lines that includebit line metal 801 protected by acompound barrier layer 803 formed of an outer barrier layer 805 (e.g. titanium nitride) and an inner barrier layer 807 (e.g. titanium). In general, titanium nitride is more etch resistant than titanium during etching (e.g. wet etching or dry etching). Thus, thetitanium nitride layer 805 provides a protective layer around thetitanium layer 807 during etching and prevents damage totitanium layer 807. However, some titanium may remain exposed in this structure so that damage may still occur. -
FIG. 9 shows how, as etching proceeds, some ofinner barrier layer 807 may be etched where it is exposed between theouter barrier layer 805 andconductive metal 801. While the outer barrier layer provides protection from lateral etching, some etching proceeds through the exposed areas of theinner barrier layer 807 at or near the top of the bit line (e.g. areas 809 a-b inFIG. 9 ). This damage to theinner barrier layer 807 may compromise the inner barrier layer. For example, a titanium inner barrier layer may be etched by fluorine or chlorine ions in an etch gas. - An alternative scheme for removing sacrificial material reduces etching of inner barrier layer material that may be exposed between the outer barrier layer and the conductive metal. Using suitable materials and etch chemistry, a suitable etching scheme may produce a byproduct that inhibits further etching. The byproduct may be removed from large exposed areas so that etching on large areas continues while the byproduct remains in small areas (such as the gap between conductive metal and outer barrier layer).
-
FIG. 10 shows an example of an etching scheme that produces abyproduct 811 that forms a byproduct layer over surfaces as shown.Byproduct 811 generally covers surfaces being etched including surfaces ofsacrificial material 813 andinner barrier layer 807. As surfaces being etched become covered withbyproduct 811, the etch rate goes down. Such an etch step may be considered self-limiting. - A suitable etch scheme may use Chemical Dry Etching (CDE) with an ammonia (NH3) and hydrofluoric acid (HF) to etch sacrificial material such as silicon oxide thereby producing ammonium fluorosilicate ((NH4)2SiF6). Ammonium fluorosilicate may be considered an etch byproduct. Ammonium fluorosilicate may form a layer of byproduct as shown in
FIG. 10 which inhibits further etching of sacrificiallayer silicon oxide 813 and also inhibits further etching ofinner barrier layer 807. An example of etch conditions that may be used in such a CDE step include: temperature=90 degrees Celsius; gas mixture containing NH3 and HF; time=10 seconds; pressure=185.03 Pa - When a sufficient depth of byproduct builds up on surfaces being etched, the etch rates drop to very low levels (i.e. there is little or no further etching). A byproduct removal step may remove byproduct so that etching may resume.
FIG. 11 shows an example of byproduct removal in whichbyproduct 811 such as ammonium fluorosilicate is removed. Ammonium fluorosilicate may sublimate under the right conditions so that it is a byproduct that can be removed by applying such conditions (other byproducts may be removed using similar or different conditions). An example of conditions for a removal step include: temperature=90 degrees Celsius; gas mixture without NH3 or HF; time=120 seconds; pressure=185.03 Pa In another example, a removal step may use a higher temperature than the etch step (e.g. 100 degrees Celsius for removal and 90 degrees Celsius for etching). The temperature for an etching step may be below a sublimation temperature for a byproduct while the temperature for a removal step may be above a sublimation temperature for the byproduct. In some cases, removal may be performed at reduced pressure (i.e. under vacuum) and the step may be referred to as a “vacuum” step. - It can be seen in
FIG. 11 that substantially allbyproduct 811 has been removed from surfaces ofsacrificial material 813 between bit lines while some byproduct remains in gaps betweenouter barrier layer 805 andconductive metal 801 whereinner barrier layer 807 has been etched (e.g. byproduct portions 811 a-b). The geometry shown favors removal from oversacrificial layer 813 compared with betweenmetal 801 andouter barrier layer 805. In particular, the gap between bit lines has a dimension, W2, which is significantly larger than the dimension of the gap between the outer barrier layer and conductive metal, W1. For example, W1 may be about 1-3 nanometers while W2 may be about 20 nanometers (W2 may be an order of magnitude larger, i.e. W2>10*W1). Because of the different geometries of surfaces ofsacrificial material 813 andinner barrier layer 807, byproduct may be removed at very different rates so that the removal process may be considered selective to byproduct overlying thesacrificial material 813. The removal step may stop when all or substantially all byproduct is removed from thesacrificial material 813. A significant amount byproduct may remain on theinner barrier layer 807 at this point so that surfaces ofinner barrier layer 807 remains covered. - Subsequent to the removal step of
FIG. 11 , another etch step may remove additional sacrificial material as shown inFIG. 12 . At the start of this step there is little or no byproduct overlyingsacrificial material 813 so that the etch rate for thesacrificial material 813 may be relatively high (no inhibiting effect from byproduct). In contrast, byproduct remains overlying the previously exposed area of the inner barrier layer 807 (e.g. portions 811 a-b remain). Therefore, etching of theinner barrier layer 807 is inhibited by this byproduct even at the start of the etch step. Little or no etching ofinner barrier layer 807 may occur as a result. Thus, as a result of selective removal of byproduct, this etch step may remove sacrificial material without removing significant inner barrier layer material. - As in the earlier etch step, byproduct is produced which coats surfaces and inhibits further etching as shown by
additional byproduct 819 inFIG. 13 . This inhibits further etching ofsacrificial material 813. Therefore, another removal step may be used to removeadditional byproduct 819 from thesacrificial material 813 so that further etching of thesacrificial material 813 can proceed. Portions of byproduct (e.g. portions 188 a-b) may remain in place throughout the etch and subsequent removal ofadditional byproduct 819. - In an example, a series of alternating etch steps and byproduct removal steps are performed until the desired amount of sacrificial material is etched away. Where byproduct removal is selective this cycle of etching and removing produces selective etching of sacrificial material with very little etching of inner barrier layer material. While some etching of barrier layer material may occur (e.g. in first step, or steps) this etching tends to be limited because as the inner barrier material is etched a narrow trench is formed and byproduct tends to remain in such a narrow trench during a subsequent removal step. Thus, significant etching of the inner barrier layer may be confined to one or more early etch steps (and may be confined to a few nanometers in depth) and may not be significant in later steps.
- The number of etch-removal steps depends on the amount of sacrificial material to be removed and on the specific process used. In an example, an individual etch step may remove 1-2 nanometers of sacrificial material so that removing 30-40 nanometers of sacrificial material may be achieved with about 30 cycles. In some cases, an etch stop layer may be included in a structure at a level where etching is to cease, i.e. below the sacrificial material. The etch stop layer may have a low etch rate so that when etching reaches the etch stop layer etching becomes very slow.
- In general, because the etch steps described above are self-limiting, etching proceeds in a controlled and uniform manner. While some etch processes may be sensitive to temperature variation, variation in electromagnetic field strength, variation in chemical concentration, or other variation in process parameters, a self-limiting etch step such as described above tends to be less sensitive and thus provide good etch uniformity even if some process parameters are not uniform. Etch depth may be controlled by setting the number of cycles. In some cases, a cycle of self-limiting etch and byproduct removal may provide sufficiently uniform etching with enough etch depth control so that an etch stop layer is unnecessary.
- After a desired amount of sacrificial material is removed it may be desirable to remove all remaining byproduct including byproduct overlying the inner barrier layer. Thus, after a final etch step, when no further etching is to occur, this byproduct too may be removed. The byproduct removal step used in the cycle described above does not generally remove byproduct at this location at a significant rate. Therefore, an alternative step may be used.
-
FIG. 14 shows an example of removal of byproduct, including byproduct overlying theinner barrier layer 807, during a final byproduct removal step that is different to earlier byproduct removal steps. For example, this final byproduct removal step may be carried out at an elevated temperature that is significantly higher than the temperature of the earlier byproduct removal steps (e.g. 200 degrees Celsius compared with 90 degrees Celsius). Such a step may be referred to as an “anneal” step or Post Heat Treatment (PHT) step and may be carried out at an elevated temperature that is higher than a sublimation temperature of a component of the byproduct that is to be removed. -
FIG. 14 shows anetch stop layer 821. A suitable material for an etch stop layer may be silicon nitride (SiN). In some cases sufficient control of etch depth is achieved using alternating etch and removal steps so that no etch stop layer may be used while in other cases an etch stop layer may be used with alternating etch and removal steps to provide additional control of etch depth. - An alternative to the cycled process described above is illustrated in
FIG. 15 . In some cases, a self-limiting etch step may be controlled so that it is in equilibrium with the rate of byproduct removal being equal to the rate of generation of byproduct (at least in a particular area such as over sacrificial layer 813). In the example shown, the rate of byproduct generation by etchingsacrificial material 813 is equal to the rate of byproduct removal oversacrificial layer 813 with little or no byproduct remaining on surfaces ofsacrificial layer 813. On the other hand, the rate of byproduct removal overinner barrier layer 807 may initially be lower than the rate of generation at this location so that some buildup of byproduct occurs in these locations. Subsequently, equilibrium may occur at these locations. However, equilibrium may occur with a very low etch rate and low removal rate so that little or no etching ofinner barrier layer 807 occurs. An example of conditions that may be used to maintain equilibrium are 100 degrees Celsius; gas mixture containing NH3 and HF; time=200-300 seconds (this depends on etching amount; in this case, It is expected to be etched by ca. 20-30 nm); pressure=185.03 Pa. - When a process is maintained in equilibrium a single etch step may continue until the desired amount of sacrificial material is removed. Then, a single final removal step may be performed to remove all byproduct. This may be similar to the final byproduct removal step described above. Thus, rather than performing multiple cycles of etching and removing byproduct, a single etch step may be performed followed by a single byproduct removal step. The etch depth may be controlled by time rather than by the number of cycles. Alternatively, multiple steps may be performed under equilibrium conditions.
-
FIG. 16 illustrates an example of steps used to form bit lines with air gaps. Trenches are formed in a sacrificial layer 125 (e.g. in a silicon oxide layer such as SiO2). Subsequently, a barrier layer is formed of multiple individual layers (e.g. at least two layers, an inner barrier layer such as titanium and an outer barrier layer such as titanium nitride). Subsequently a conductive metal such as copper, tungsten, or other metal, is deposited over the barrier layers 129. A planarization step is performed 131 to remove excess metal and to expose the sacrificial layer between bit lines so that it may be removed. An etch step (e.g. CDE using ammonia and HF) is performed 133 and generates a byproduct (e.g. containing ammonium fluorosilicate) that inhibits further etching as the etch step continues. A removal step is performed 135 to remove the byproduct from over the sacrificial layer (thereby exposing the sacrificial layer) while maintaining the byproduct in other locations such as over the inner barrier layer (thereby leaving the inner barrier layer unexposed). Subsequently, if the etch is not finished 137 (i.e. if the desired etch depth has not been achieved) then the process continues to perform anotheretch step 133 and anotherremoval step 135. A number of such cycles may be performed in order to remove a desired amount of sacrificial material. When the desired amount of sacrificial material is removed then the etch ends 137 and a final removal step is performed 139 to remove remaining byproduct (e.g. to remove byproduct from all locations including over the inner barrier layer). - Although the various non-limiting examples have been described with respect to the present drawings, it will be understood that protection within the full scope of the appended claims is appropriate. Furthermore, although methods for implementation are discussed with respect to particular prior art structures, it will be understood that examples may be implemented in memory arrays with architectures other than those described.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/496,360 US9177853B1 (en) | 2014-05-14 | 2014-09-25 | Barrier layer stack for bit line air gap formation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201461993264P | 2014-05-14 | 2014-05-14 | |
US14/496,360 US9177853B1 (en) | 2014-05-14 | 2014-09-25 | Barrier layer stack for bit line air gap formation |
Publications (2)
Publication Number | Publication Date |
---|---|
US9177853B1 US9177853B1 (en) | 2015-11-03 |
US20150332953A1 true US20150332953A1 (en) | 2015-11-19 |
Family
ID=54352800
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/496,360 Active US9177853B1 (en) | 2014-05-14 | 2014-09-25 | Barrier layer stack for bit line air gap formation |
Country Status (1)
Country | Link |
---|---|
US (1) | US9177853B1 (en) |
Cited By (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160126179A1 (en) * | 2014-11-05 | 2016-05-05 | Sandisk Technologies Inc. | Buried Etch Stop Layer for Damascene Bit Line Formation |
US9401305B2 (en) * | 2014-11-05 | 2016-07-26 | Sandisk Technologies Llc | Air gaps structures for damascene metal patterning |
US9461059B1 (en) * | 2015-03-24 | 2016-10-04 | Sandisk Technologies Llc | Patterning for variable depth structures |
US10157929B2 (en) | 2015-03-24 | 2018-12-18 | Sandisk Technologies Llc | Common source line with discrete contact plugs |
WO2019169009A1 (en) * | 2018-02-28 | 2019-09-06 | Applied Materials, Inc. | Systems and methods to form airgaps |
US10490406B2 (en) | 2018-04-10 | 2019-11-26 | Appled Materials, Inc. | Systems and methods for material breakthrough |
US10490418B2 (en) | 2014-10-14 | 2019-11-26 | Applied Materials, Inc. | Systems and methods for internal surface conditioning assessment in plasma processing equipment |
US10497573B2 (en) | 2018-03-13 | 2019-12-03 | Applied Materials, Inc. | Selective atomic layer etching of semiconductor materials |
US10504754B2 (en) | 2016-05-19 | 2019-12-10 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US10522371B2 (en) | 2016-05-19 | 2019-12-31 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US10529737B2 (en) | 2017-02-08 | 2020-01-07 | Applied Materials, Inc. | Accommodating imperfectly aligned memory holes |
US10541246B2 (en) | 2017-06-26 | 2020-01-21 | Applied Materials, Inc. | 3D flash memory cells which discourage cross-cell electrical tunneling |
US10541184B2 (en) | 2017-07-11 | 2020-01-21 | Applied Materials, Inc. | Optical emission spectroscopic techniques for monitoring etching |
US10541113B2 (en) | 2016-10-04 | 2020-01-21 | Applied Materials, Inc. | Chamber with flow-through source |
US10546729B2 (en) | 2016-10-04 | 2020-01-28 | Applied Materials, Inc. | Dual-channel showerhead with improved profile |
US10573527B2 (en) | 2018-04-06 | 2020-02-25 | Applied Materials, Inc. | Gas-phase selective etching systems and methods |
US10573496B2 (en) | 2014-12-09 | 2020-02-25 | Applied Materials, Inc. | Direct outlet toroidal plasma source |
US10593553B2 (en) | 2017-08-04 | 2020-03-17 | Applied Materials, Inc. | Germanium etching systems and methods |
US10593560B2 (en) | 2018-03-01 | 2020-03-17 | Applied Materials, Inc. | Magnetic induction plasma source for semiconductor processes and equipment |
US10593523B2 (en) | 2014-10-14 | 2020-03-17 | Applied Materials, Inc. | Systems and methods for internal surface conditioning in plasma processing equipment |
US10600639B2 (en) | 2016-11-14 | 2020-03-24 | Applied Materials, Inc. | SiN spacer profile patterning |
US10607867B2 (en) | 2015-08-06 | 2020-03-31 | Applied Materials, Inc. | Bolted wafer chuck thermal management systems and methods for wafer processing systems |
US10629473B2 (en) | 2016-09-09 | 2020-04-21 | Applied Materials, Inc. | Footing removal for nitride spacer |
US10672642B2 (en) | 2018-07-24 | 2020-06-02 | Applied Materials, Inc. | Systems and methods for pedestal configuration |
US10679870B2 (en) | 2018-02-15 | 2020-06-09 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus |
US10699879B2 (en) | 2018-04-17 | 2020-06-30 | Applied Materials, Inc. | Two piece electrode assembly with gap for plasma control |
US10727080B2 (en) | 2017-07-07 | 2020-07-28 | Applied Materials, Inc. | Tantalum-containing material removal |
US10755941B2 (en) | 2018-07-06 | 2020-08-25 | Applied Materials, Inc. | Self-limiting selective etching systems and methods |
US10770346B2 (en) | 2016-11-11 | 2020-09-08 | Applied Materials, Inc. | Selective cobalt removal for bottom up gapfill |
US10854426B2 (en) | 2018-01-08 | 2020-12-01 | Applied Materials, Inc. | Metal recess for semiconductor structures |
US10872778B2 (en) | 2018-07-06 | 2020-12-22 | Applied Materials, Inc. | Systems and methods utilizing solid-phase etchants |
US10886137B2 (en) | 2018-04-30 | 2021-01-05 | Applied Materials, Inc. | Selective nitride removal |
US10892198B2 (en) | 2018-09-14 | 2021-01-12 | Applied Materials, Inc. | Systems and methods for improved performance in semiconductor processing |
US10903054B2 (en) | 2017-12-19 | 2021-01-26 | Applied Materials, Inc. | Multi-zone gas distribution systems and methods |
US10903052B2 (en) | 2017-02-03 | 2021-01-26 | Applied Materials, Inc. | Systems and methods for radial and azimuthal control of plasma uniformity |
US10920320B2 (en) | 2017-06-16 | 2021-02-16 | Applied Materials, Inc. | Plasma health determination in semiconductor substrate processing reactors |
US10920319B2 (en) | 2019-01-11 | 2021-02-16 | Applied Materials, Inc. | Ceramic showerheads with conductive electrodes |
US10943834B2 (en) | 2017-03-13 | 2021-03-09 | Applied Materials, Inc. | Replacement contact process |
US10964512B2 (en) | 2018-02-15 | 2021-03-30 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus and methods |
US11004689B2 (en) | 2018-03-12 | 2021-05-11 | Applied Materials, Inc. | Thermal silicon etch |
US11024486B2 (en) | 2013-02-08 | 2021-06-01 | Applied Materials, Inc. | Semiconductor processing systems having multiple plasma configurations |
US11049755B2 (en) | 2018-09-14 | 2021-06-29 | Applied Materials, Inc. | Semiconductor substrate supports with embedded RF shield |
US11062887B2 (en) | 2018-09-17 | 2021-07-13 | Applied Materials, Inc. | High temperature RF heater pedestals |
US11101136B2 (en) | 2017-08-07 | 2021-08-24 | Applied Materials, Inc. | Process window widening using coated parts in plasma etch processes |
US11121002B2 (en) | 2018-10-24 | 2021-09-14 | Applied Materials, Inc. | Systems and methods for etching metals and metal derivatives |
US11158527B2 (en) | 2015-08-06 | 2021-10-26 | Applied Materials, Inc. | Thermal management systems and methods for wafer processing systems |
US11239061B2 (en) | 2014-11-26 | 2022-02-01 | Applied Materials, Inc. | Methods and systems to enhance process uniformity |
US11264213B2 (en) | 2012-09-21 | 2022-03-01 | Applied Materials, Inc. | Chemical control features in wafer process equipment |
US11276559B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Semiconductor processing chamber for multiple precursor flow |
US11276590B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Multi-zone semiconductor substrate supports |
US11328909B2 (en) | 2017-12-22 | 2022-05-10 | Applied Materials, Inc. | Chamber conditioning and removal processes |
US11417534B2 (en) | 2018-09-21 | 2022-08-16 | Applied Materials, Inc. | Selective material removal |
US11437242B2 (en) | 2018-11-27 | 2022-09-06 | Applied Materials, Inc. | Selective removal of silicon-containing materials |
US11476093B2 (en) | 2015-08-27 | 2022-10-18 | Applied Materials, Inc. | Plasma etching systems and methods with secondary plasma injection |
US11594428B2 (en) | 2015-02-03 | 2023-02-28 | Applied Materials, Inc. | Low temperature chuck for plasma processing systems |
US11682560B2 (en) | 2018-10-11 | 2023-06-20 | Applied Materials, Inc. | Systems and methods for hafnium-containing film removal |
US11721527B2 (en) | 2019-01-07 | 2023-08-08 | Applied Materials, Inc. | Processing chamber mixing systems |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6597296B2 (en) * | 2015-12-25 | 2019-10-30 | 東京エレクトロン株式会社 | Substrate processing method |
US11574870B2 (en) | 2020-08-11 | 2023-02-07 | Micron Technology, Inc. | Microelectronic devices including conductive structures, and related methods |
US11456208B2 (en) | 2020-08-11 | 2022-09-27 | Micron Technology, Inc. | Methods of forming apparatuses including air gaps between conductive lines and related apparatuses, memory devices, and electronic systems |
US11715692B2 (en) | 2020-08-11 | 2023-08-01 | Micron Technology, Inc. | Microelectronic devices including conductive rails, and related methods |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6878206B2 (en) | 2001-07-16 | 2005-04-12 | Applied Materials, Inc. | Lid assembly for a processing system to facilitate sequential deposition techniques |
JP2006228893A (en) | 2005-02-16 | 2006-08-31 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
JP4731262B2 (en) * | 2005-09-22 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device and method of manufacturing nonvolatile semiconductor memory device |
KR100784860B1 (en) | 2005-10-31 | 2007-12-14 | 삼성전자주식회사 | Nonvalitile memory device and method for fabricating the same |
EP1804293A1 (en) | 2005-12-30 | 2007-07-04 | STMicroelectronics S.r.l. | Process for manufacturing a non volatile memory electronic device |
JP2007299975A (en) | 2006-05-01 | 2007-11-15 | Renesas Technology Corp | Semiconductor device, and its manufacturing method |
US7625820B1 (en) | 2006-06-21 | 2009-12-01 | Novellus Systems, Inc. | Method of selective coverage of high aspect ratio structures with a conformal film |
KR100799024B1 (en) | 2006-06-29 | 2008-01-28 | 주식회사 하이닉스반도체 | Method of manufacturing a NAND flash memory device |
JP2008078298A (en) | 2006-09-20 | 2008-04-03 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
US7795080B2 (en) | 2007-01-15 | 2010-09-14 | Sandisk Corporation | Methods of forming integrated circuit devices using composite spacer structures |
US7737015B2 (en) | 2007-02-27 | 2010-06-15 | Texas Instruments Incorporated | Formation of fully silicided gate with oxide barrier on the source/drain silicide regions |
JP2008283095A (en) | 2007-05-14 | 2008-11-20 | Toshiba Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
KR101356695B1 (en) | 2007-08-06 | 2014-01-29 | 삼성전자주식회사 | Method of fabricating semiconductor device |
KR101408782B1 (en) | 2008-02-15 | 2014-06-19 | 삼성전자주식회사 | manufacturing method for semiconductor device |
JP2009194244A (en) | 2008-02-15 | 2009-08-27 | Toshiba Corp | Semiconductor storage device and manufacturing method thereof |
JP4703669B2 (en) * | 2008-02-18 | 2011-06-15 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
JP4729060B2 (en) | 2008-02-26 | 2011-07-20 | 株式会社東芝 | Manufacturing method of semiconductor memory device |
JP2009302116A (en) | 2008-06-10 | 2009-12-24 | Toshiba Corp | Semiconductor device and method of fabricating it |
JP4956500B2 (en) | 2008-07-22 | 2012-06-20 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
JP2010123890A (en) | 2008-11-21 | 2010-06-03 | Toshiba Corp | Nonvolatile semiconductor memory |
KR20100102982A (en) | 2009-03-12 | 2010-09-27 | 삼성전자주식회사 | Semiconductor device |
US8383479B2 (en) | 2009-07-21 | 2013-02-26 | Sandisk Technologies Inc. | Integrated nanostructure-based non-volatile memory fabrication |
JP4982540B2 (en) | 2009-09-04 | 2012-07-25 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US8546239B2 (en) | 2010-06-11 | 2013-10-01 | Sandisk Technologies Inc. | Methods of fabricating non-volatile memory with air gaps |
US8946048B2 (en) | 2010-06-19 | 2015-02-03 | Sandisk Technologies Inc. | Method of fabricating non-volatile memory with flat cell structures and air gap isolation |
US8603890B2 (en) | 2010-06-19 | 2013-12-10 | Sandisk Technologies Inc. | Air gap isolation in non-volatile memory |
US8492224B2 (en) * | 2010-06-20 | 2013-07-23 | Sandisk Technologies Inc. | Metal control gate structures and air gap isolation in non-volatile memory |
KR20120036186A (en) | 2010-10-07 | 2012-04-17 | 삼성전자주식회사 | Wiring, fabrication method of the wiring, display apparatus having the wiring, and fabrication method of the display apparatus |
KR101164972B1 (en) * | 2010-12-31 | 2012-07-12 | 에스케이하이닉스 주식회사 | Semiconductor device with air gap spacer and method for manufacturing the same |
-
2014
- 2014-09-25 US US14/496,360 patent/US9177853B1/en active Active
Cited By (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11264213B2 (en) | 2012-09-21 | 2022-03-01 | Applied Materials, Inc. | Chemical control features in wafer process equipment |
US11024486B2 (en) | 2013-02-08 | 2021-06-01 | Applied Materials, Inc. | Semiconductor processing systems having multiple plasma configurations |
US10796922B2 (en) | 2014-10-14 | 2020-10-06 | Applied Materials, Inc. | Systems and methods for internal surface conditioning assessment in plasma processing equipment |
US10593523B2 (en) | 2014-10-14 | 2020-03-17 | Applied Materials, Inc. | Systems and methods for internal surface conditioning in plasma processing equipment |
US10490418B2 (en) | 2014-10-14 | 2019-11-26 | Applied Materials, Inc. | Systems and methods for internal surface conditioning assessment in plasma processing equipment |
US10707061B2 (en) | 2014-10-14 | 2020-07-07 | Applied Materials, Inc. | Systems and methods for internal surface conditioning in plasma processing equipment |
US9401305B2 (en) * | 2014-11-05 | 2016-07-26 | Sandisk Technologies Llc | Air gaps structures for damascene metal patterning |
US9847249B2 (en) * | 2014-11-05 | 2017-12-19 | Sandisk Technologies Llc | Buried etch stop layer for damascene bit line formation |
US20160126179A1 (en) * | 2014-11-05 | 2016-05-05 | Sandisk Technologies Inc. | Buried Etch Stop Layer for Damascene Bit Line Formation |
US11239061B2 (en) | 2014-11-26 | 2022-02-01 | Applied Materials, Inc. | Methods and systems to enhance process uniformity |
US11637002B2 (en) | 2014-11-26 | 2023-04-25 | Applied Materials, Inc. | Methods and systems to enhance process uniformity |
US10573496B2 (en) | 2014-12-09 | 2020-02-25 | Applied Materials, Inc. | Direct outlet toroidal plasma source |
US11594428B2 (en) | 2015-02-03 | 2023-02-28 | Applied Materials, Inc. | Low temperature chuck for plasma processing systems |
US10157929B2 (en) | 2015-03-24 | 2018-12-18 | Sandisk Technologies Llc | Common source line with discrete contact plugs |
US9461059B1 (en) * | 2015-03-24 | 2016-10-04 | Sandisk Technologies Llc | Patterning for variable depth structures |
US11158527B2 (en) | 2015-08-06 | 2021-10-26 | Applied Materials, Inc. | Thermal management systems and methods for wafer processing systems |
US10607867B2 (en) | 2015-08-06 | 2020-03-31 | Applied Materials, Inc. | Bolted wafer chuck thermal management systems and methods for wafer processing systems |
US11476093B2 (en) | 2015-08-27 | 2022-10-18 | Applied Materials, Inc. | Plasma etching systems and methods with secondary plasma injection |
US10504754B2 (en) | 2016-05-19 | 2019-12-10 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US10522371B2 (en) | 2016-05-19 | 2019-12-31 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US11735441B2 (en) | 2016-05-19 | 2023-08-22 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US10629473B2 (en) | 2016-09-09 | 2020-04-21 | Applied Materials, Inc. | Footing removal for nitride spacer |
US11049698B2 (en) | 2016-10-04 | 2021-06-29 | Applied Materials, Inc. | Dual-channel showerhead with improved profile |
US10546729B2 (en) | 2016-10-04 | 2020-01-28 | Applied Materials, Inc. | Dual-channel showerhead with improved profile |
US10541113B2 (en) | 2016-10-04 | 2020-01-21 | Applied Materials, Inc. | Chamber with flow-through source |
US10770346B2 (en) | 2016-11-11 | 2020-09-08 | Applied Materials, Inc. | Selective cobalt removal for bottom up gapfill |
US10600639B2 (en) | 2016-11-14 | 2020-03-24 | Applied Materials, Inc. | SiN spacer profile patterning |
US10903052B2 (en) | 2017-02-03 | 2021-01-26 | Applied Materials, Inc. | Systems and methods for radial and azimuthal control of plasma uniformity |
US10529737B2 (en) | 2017-02-08 | 2020-01-07 | Applied Materials, Inc. | Accommodating imperfectly aligned memory holes |
US10943834B2 (en) | 2017-03-13 | 2021-03-09 | Applied Materials, Inc. | Replacement contact process |
US11276559B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Semiconductor processing chamber for multiple precursor flow |
US11276590B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Multi-zone semiconductor substrate supports |
US11915950B2 (en) | 2017-05-17 | 2024-02-27 | Applied Materials, Inc. | Multi-zone semiconductor substrate supports |
US11361939B2 (en) | 2017-05-17 | 2022-06-14 | Applied Materials, Inc. | Semiconductor processing chamber for multiple precursor flow |
US10920320B2 (en) | 2017-06-16 | 2021-02-16 | Applied Materials, Inc. | Plasma health determination in semiconductor substrate processing reactors |
US10541246B2 (en) | 2017-06-26 | 2020-01-21 | Applied Materials, Inc. | 3D flash memory cells which discourage cross-cell electrical tunneling |
US10727080B2 (en) | 2017-07-07 | 2020-07-28 | Applied Materials, Inc. | Tantalum-containing material removal |
US10541184B2 (en) | 2017-07-11 | 2020-01-21 | Applied Materials, Inc. | Optical emission spectroscopic techniques for monitoring etching |
US10593553B2 (en) | 2017-08-04 | 2020-03-17 | Applied Materials, Inc. | Germanium etching systems and methods |
US11101136B2 (en) | 2017-08-07 | 2021-08-24 | Applied Materials, Inc. | Process window widening using coated parts in plasma etch processes |
US10903054B2 (en) | 2017-12-19 | 2021-01-26 | Applied Materials, Inc. | Multi-zone gas distribution systems and methods |
US11328909B2 (en) | 2017-12-22 | 2022-05-10 | Applied Materials, Inc. | Chamber conditioning and removal processes |
US10854426B2 (en) | 2018-01-08 | 2020-12-01 | Applied Materials, Inc. | Metal recess for semiconductor structures |
US10861676B2 (en) | 2018-01-08 | 2020-12-08 | Applied Materials, Inc. | Metal recess for semiconductor structures |
US10679870B2 (en) | 2018-02-15 | 2020-06-09 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus |
US10964512B2 (en) | 2018-02-15 | 2021-03-30 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus and methods |
US10699921B2 (en) | 2018-02-15 | 2020-06-30 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus |
US10615047B2 (en) | 2018-02-28 | 2020-04-07 | Applied Materials, Inc. | Systems and methods to form airgaps |
US11335565B2 (en) | 2018-02-28 | 2022-05-17 | Applied Materials, Inc. | Systems and methods to form airgaps |
WO2019169009A1 (en) * | 2018-02-28 | 2019-09-06 | Applied Materials, Inc. | Systems and methods to form airgaps |
US10593560B2 (en) | 2018-03-01 | 2020-03-17 | Applied Materials, Inc. | Magnetic induction plasma source for semiconductor processes and equipment |
US11004689B2 (en) | 2018-03-12 | 2021-05-11 | Applied Materials, Inc. | Thermal silicon etch |
US10497573B2 (en) | 2018-03-13 | 2019-12-03 | Applied Materials, Inc. | Selective atomic layer etching of semiconductor materials |
US10573527B2 (en) | 2018-04-06 | 2020-02-25 | Applied Materials, Inc. | Gas-phase selective etching systems and methods |
US10490406B2 (en) | 2018-04-10 | 2019-11-26 | Appled Materials, Inc. | Systems and methods for material breakthrough |
US10699879B2 (en) | 2018-04-17 | 2020-06-30 | Applied Materials, Inc. | Two piece electrode assembly with gap for plasma control |
US10886137B2 (en) | 2018-04-30 | 2021-01-05 | Applied Materials, Inc. | Selective nitride removal |
US10755941B2 (en) | 2018-07-06 | 2020-08-25 | Applied Materials, Inc. | Self-limiting selective etching systems and methods |
US10872778B2 (en) | 2018-07-06 | 2020-12-22 | Applied Materials, Inc. | Systems and methods utilizing solid-phase etchants |
US10672642B2 (en) | 2018-07-24 | 2020-06-02 | Applied Materials, Inc. | Systems and methods for pedestal configuration |
US11049755B2 (en) | 2018-09-14 | 2021-06-29 | Applied Materials, Inc. | Semiconductor substrate supports with embedded RF shield |
US10892198B2 (en) | 2018-09-14 | 2021-01-12 | Applied Materials, Inc. | Systems and methods for improved performance in semiconductor processing |
US11062887B2 (en) | 2018-09-17 | 2021-07-13 | Applied Materials, Inc. | High temperature RF heater pedestals |
US11417534B2 (en) | 2018-09-21 | 2022-08-16 | Applied Materials, Inc. | Selective material removal |
US11682560B2 (en) | 2018-10-11 | 2023-06-20 | Applied Materials, Inc. | Systems and methods for hafnium-containing film removal |
US11121002B2 (en) | 2018-10-24 | 2021-09-14 | Applied Materials, Inc. | Systems and methods for etching metals and metal derivatives |
US11437242B2 (en) | 2018-11-27 | 2022-09-06 | Applied Materials, Inc. | Selective removal of silicon-containing materials |
US11721527B2 (en) | 2019-01-07 | 2023-08-08 | Applied Materials, Inc. | Processing chamber mixing systems |
US10920319B2 (en) | 2019-01-11 | 2021-02-16 | Applied Materials, Inc. | Ceramic showerheads with conductive electrodes |
Also Published As
Publication number | Publication date |
---|---|
US9177853B1 (en) | 2015-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9177853B1 (en) | Barrier layer stack for bit line air gap formation | |
US9524904B2 (en) | Early bit line air gap formation | |
US9847249B2 (en) | Buried etch stop layer for damascene bit line formation | |
US20160204059A1 (en) | Conductive Lines with Protective Sidewalls | |
US9401305B2 (en) | Air gaps structures for damascene metal patterning | |
US9502428B1 (en) | Sidewall assisted process for wide and narrow line formation | |
US9466523B2 (en) | Contact hole collimation using etch-resistant walls | |
US20170025354A1 (en) | Contact Plug Extension for Bit Line Connection | |
US9799527B2 (en) | Double trench isolation | |
US9524974B1 (en) | Alternating sidewall assisted patterning | |
US9337085B2 (en) | Air gap formation between bit lines with side protection | |
US9595444B2 (en) | Floating gate separation in NAND flash memory | |
US9401275B2 (en) | Word line with multi-layer cap structure | |
US20170025426A1 (en) | Select Gates with Conductive Strips on Sides | |
US9768183B2 (en) | Source line formation and structure | |
US9613971B2 (en) | Select gates with central open areas | |
US10157929B2 (en) | Common source line with discrete contact plugs | |
US9478461B2 (en) | Conductive line structure with openings | |
US9524905B1 (en) | Nitrided tungsten via | |
US9524973B1 (en) | Shallow trench air gaps and their formation | |
US9607997B1 (en) | Metal line with increased inter-metal breakdown voltage | |
US9391081B1 (en) | Metal indentation to increase inter-metal breakdown voltage | |
US9640544B2 (en) | Integrated circuit with hydrogen absorption structure | |
US9390922B1 (en) | Process for forming wide and narrow conductive lines | |
US9443862B1 (en) | Select gates with select gate dielectric first |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FUTASE, TAKUYA;YAMADA, KATSUO;KAKEGAWA, TOMOYASU;AND OTHERS;SIGNING DATES FROM 20140918 TO 20140919;REEL/FRAME:033849/0055 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0948 Effective date: 20160516 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |