US20150311257A1 - Resistive Random Access Memory Cells Having Shared Electrodes with Transistor Devices - Google Patents
Resistive Random Access Memory Cells Having Shared Electrodes with Transistor Devices Download PDFInfo
- Publication number
- US20150311257A1 US20150311257A1 US14/264,280 US201414264280A US2015311257A1 US 20150311257 A1 US20150311257 A1 US 20150311257A1 US 201414264280 A US201414264280 A US 201414264280A US 2015311257 A1 US2015311257 A1 US 2015311257A1
- Authority
- US
- United States
- Prior art keywords
- conductive layer
- reram cell
- variable resistance
- layer
- reram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 24
- 239000010703 silicon Substances 0.000 claims abstract description 24
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 229920005591 polysilicon Polymers 0.000 claims description 17
- 239000012212 insulator Substances 0.000 claims description 14
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 10
- 230000005669 field effect Effects 0.000 claims description 10
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 8
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 8
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 8
- 239000000203 mixture Substances 0.000 claims description 8
- 230000004888 barrier function Effects 0.000 claims description 7
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 7
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 5
- 229910052593 corundum Inorganic materials 0.000 claims description 5
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 5
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 5
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 claims description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 22
- 239000000463 material Substances 0.000 abstract description 21
- QZZYPHBVOQMBAT-JTQLQIEISA-N (2s)-2-amino-3-[4-(2-fluoroethoxy)phenyl]propanoic acid Chemical compound OC(=O)[C@@H](N)CC1=CC=C(OCCF)C=C1 QZZYPHBVOQMBAT-JTQLQIEISA-N 0.000 description 19
- 230000007547 defect Effects 0.000 description 12
- 230000006870 function Effects 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 230000008859 change Effects 0.000 description 9
- 229910052735 hafnium Inorganic materials 0.000 description 9
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 8
- 238000000151 deposition Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 8
- 230000007246 mechanism Effects 0.000 description 8
- 229910052760 oxygen Inorganic materials 0.000 description 8
- 239000001301 oxygen Substances 0.000 description 8
- 239000010936 titanium Substances 0.000 description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000005012 migration Effects 0.000 description 5
- 238000013508 migration Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- 229910052723 transition metal Inorganic materials 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- -1 oxygen anions Chemical class 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- NFHFRUOZVGFOOS-UHFFFAOYSA-N palladium;triphenylphosphane Chemical compound [Pd].C1=CC=CC=C1P(C=1C=CC=CC=1)C1=CC=CC=C1.C1=CC=CC=C1P(C=1C=CC=CC=1)C1=CC=CC=C1.C1=CC=CC=C1P(C=1C=CC=CC=1)C1=CC=CC=C1.C1=CC=CC=C1P(C=1C=CC=CC=1)C1=CC=CC=C1 NFHFRUOZVGFOOS-UHFFFAOYSA-N 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 229910000314 transition metal oxide Inorganic materials 0.000 description 3
- 150000003624 transition metals Chemical class 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 206010021143 Hypoxia Diseases 0.000 description 2
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- 239000012298 atmosphere Substances 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000001747 exhibiting effect Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000007858 starting material Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910001069 Ti alloy Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 150000001450 anions Chemical class 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001768 cations Chemical class 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- PDPJQWYGJJBYLF-UHFFFAOYSA-J hafnium tetrachloride Chemical compound Cl[Hf](Cl)(Cl)Cl PDPJQWYGJJBYLF-UHFFFAOYSA-J 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 239000007800 oxidant agent Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000004549 pulsed laser deposition Methods 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 238000006479 redox reaction Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000035882 stress Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000004557 technical material Substances 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H01L27/2463—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/82—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays the switching components having a common active material layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H01L27/2436—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H01L45/1233—
-
- H01L45/1253—
-
- H01L45/146—
-
- H01L45/1608—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
- H10N70/023—Formation of the switching material, e.g. layer deposition by chemical vapor deposition, e.g. MOCVD, ALD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
- H10N70/026—Formation of the switching material, e.g. layer deposition by physical vapor deposition, e.g. sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- Nonvolatile memory is computer memory capable of retaining stored information even when unpowered.
- Non-volatile memory is typically used for secondary storage or long-term persistent storage and may be used in addition to volatile memory, which loses the stored information when unpowered.
- Nonvolatile memory can be permanently integrated into computer systems (e.g., solid state hard drives) or can take the form of removable and easily transportable memory cards (e.g., USB flash drives).
- Nonvolatile memory is becoming more popular because of its small size/high density, low power consumption, fast read and write rates, retention, and other characteristics.
- Flash memory is a common type of nonvolatile memory because of its high density and low fabrication costs. Flash memory is a transistor-based memory device that uses multiple gates per transistor and quantum tunneling for storing the information on its memory device. Flash memory uses a block-access architecture that can result in long access, erase, and write times. Flash memory also suffers from low endurance, high power consumption, and scaling limitations.
- nonvolatile memory is expected to replace hard drives in many new computer systems.
- transistor-based flash memory is often inadequate to meet the requirements for nonvolatile memory.
- New types of memory, such as resistive random access memory, are being developed to meet these demands and requirements.
- resistive random access memory (ReRAM) cells having extended conductive layers operable as electrodes of ReRAM cells and, at the same time, an electrode of additional devices, such as field effect transistors, pinched resistors, bipolar junction transistors, junction gate field-effect transistors, silicon on insulator devices, fully depleted silicon on insulator devices, self-aligned double-gate MOSFET (FinFET) devices, diodes, or additional resistive-switching cells.
- a conductive layer is operable as an electrode of two or more resistive-switching cells (which, as well as memory, may be implemented as logic or for any other suitable application of two-state switches) and as a source or a drain region of one or more field effect transistor (FETs).
- an extended conductive layer operable as an electrode of one ReRAM cell protrudes beyond the boundary of the cell defined by its variable resistance layer.
- the extended portion is used as a FET source region or a drain region.
- the FET may be configured to control an electrical current through this and other devices.
- the extended conductive layer may be formed from doped silicon or, more specifically, from n+ doped polysilicon or p+ doped polysilicon.
- the variable resistance layer of the ReRAM cell may be positioned on the same level as a gate dielectric layer of the FET. In some embodiments, the variable resistance layer and the gate dielectric layer have the same thickness.
- a ReRAM cell includes a first conductive layer, a second conductive layer, and a variable resistance layer.
- the first conductive layer and the second conductive layer are operable as electrodes of the ReRAM cell.
- the first conductive layer may be referred to as a first electrode or a bottom electrode.
- the second conductive layer may be referred to as a second electrode or a top electrode.
- the variable resistance layer is disposed between the first conductive layer and the second conductive layer.
- the first conductive layer includes doped silicon and is operable as an electrode of at least one other device, such as another ReRAM cell. Specifically, two or more ReRAM cells may share the same first conductive layer.
- the width of the variable resistance layer is less than or equal to 1/10 of the width of the first conductive layer.
- the first conductive layer is also operable as an electrode of two or more other devices. Some examples of such devices include a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell. In a specific example, one of the additional devices is a FET.
- the first conductive layer may be operable as a source region or a drain region of this FET. This FET may be configured to control the flow of the electrical current through a ReRAM cell and another device (e.g., through multiple ReRAM cells) that share the first conductive layer as their bottom electrodes.
- the first conductive layer includes n+ doped silicon.
- the first conductive layer includes p+ doped silicon.
- the ReRAM cell also includes a signal line, such that the second conductive layer is disposed between the signal line and the variable resistance layer.
- the conductivity of the first conductive layer may be less than about one-third of the conductivity of the signal line.
- the first conductive layer may be different from the signal line, or insufficiently conductive to be used as the signal line, in some embodiments.
- the first conductive layer and the signal line may extend substantially parallel to each other. In some embodiments, the first conductive layer and the signal line extend substantially perpendicular to each other.
- the thickness of the variable resistance layer may be substantially the same as a thickness of the gate dielectric layer of the FET.
- the composition of the variable resistance layer may differ from the composition of the gate dielectric layer of the FET.
- both layers may have the same base material but have different dopants or other materials added to this base material.
- the second conductive layer of the ReRAM cell and the gate conductive layer of the FET have the same thickness.
- the second conductive layer of the ReRAM cell and the gate conductive layer of the FET may have the same composition.
- both layers may be formed from titanium nitride.
- the ReRAM cell also includes a barrier layer disposed between the first conductive layer and the variable resistance layer.
- the barrier layer may be used to prevent migration of materials between the first conductive layer and the variable resistance layer.
- a similar barrier layer may be disposed between the gate dielectric of the FET and the conductive layer.
- the ReRAM cell also includes an interface layer disposed between the first conductive layer and the variable resistance layer. The interface layer may be formed from a silicon oxide.
- variable resistance layer may be formed from one of HfO 2 , Ta 2 O 5 , or Al 2 O 3 , Y 2 O 3 , ZrO 2 , or non-stoichiometric compositions thereof.
- the second conductive layer may be formed from titanium nitride or other suitable conductive material.
- the first conductive layer may directly interface the variable resistance layer.
- the second conductive layer may directly interface the variable resistance layer.
- a ReRAM cell includes a first conductive layer formed from titanium nitride, a second conductive layer formed from n+ doped polysilicon, and a variable resistance layer formed from one of HfO 2 , Ta 2 O 5 , or Al 2 O 3 , Y 2 O 3 , ZrO 2 , or non-stoichiometric compositions thereof.
- the first conductive layer and the second conductive layer are operable as electrodes.
- the variable resistance layer is disposed between the first conductive layer and the second conductive layer.
- the first conductive layer may be operable as a conductive layer of at least one other device, e.g., another ReRAM cell.
- the first conductive layer may be operable as a drain region of a FET configured to control a flow of an electrical current through the ReRAM cell and the other device(s).
- the method may involve providing a polysilicon structure and doping a portion of the polysilicon structure with an n-type dopant. The doping may be performed using ion implantation. The method may proceed with forming a variable resistance layer on the doped portion of the polysilicon structure. The doped portion of the polysilicon structure extends beyond the variable resistance layer. The doped portion is operable as a first electrode of the ReRAM cell and as an electrode of at least another device. The doped portion is operable as a source region or a drain region of a FET configured to control a flow of an electrical current through the ReRAM cell and the at least one other device. The method proceeds with forming a conductive layer over the variable resistance layer. The conductive layer is operable as a second electrode.
- FIGS. 1A and 1B illustrate schematic representations of a ReRAM cell in its high resistive state (HRS) and low resistive state (LRS), in accordance with some embodiments.
- FIG. 2 illustrates a plot of a current passing through a ReRAM cell as a function of a voltage applied to the ReRAM cell, in accordance with some embodiments.
- FIG. 3 illustrates a schematic representation of an assembly including a ReRAM cell and three other devices and one FET, in which the drain region of the FET also functions as the bottom electrodes of the ReRAM cell and the other devices, in accordance with some embodiments.
- FIG. 4 illustrates a schematic representation of an assembly including a ReRAM cell and three other devices as well as one FET, in which the drain region of the FET functions as the bottom electrodes of the ReRAM cell and one of the devices and the source region of the FET functions as the bottom electrode of the two other devices, in accordance with some embodiments.
- FIG. 5 illustrates a process flowchart corresponding to a method of forming a ReRAM cell having a bottom electrode that also functions as a drain region or a source region of a FET, in accordance with some embodiments.
- a ReRAM cell exhibiting resistive switching characteristics generally includes multiple layers formed into a stack.
- the stack includes two conductive layers operating as electrodes. These layers may be formed from metals or other conductive materials, such as polysilicon or metal nitrides.
- the stack also includes an insulator layer disposed between the two electrodes and configured to change its resistive properties when switching voltages are applied to this insulator layer. This layer may be referred to as a variable resistance layer or a resistive switching layer.
- the changeable resistive properties are used to store data. For example, one resistive state may be associated with a logic “zero”, while the other resistive state may be associated with a logic “one” value.
- a transistor such as a FET, is typically coupled to each individual ReRAM cell to limit the electrical current through the cell thereby preventing over-programming.
- This current limiting functionality may be also used as a selector and, for example, to prevent the current from flowing through the cell when reading or switching other ReRAM cells sharing the same signal lines.
- An assembly in which one transistor is assigned to control only one ReRAM cell may be referred to a 1T1R assembly.
- this type of assembly is intrinsically not scalable. While ReRAM cells can be made very small, the transistor scalability is lacking.
- interconnection formed between a transistor and a ReRAM cell tends to be bulky (at least bigger than the boundary of the variable resistance layer of a ReRAM cell). As, such these interconnects may define the active area or, more specifically, the switching area of the ReRAM device. These interconnects may be also difficult to scale down. Furthermore, these interconnects can cause parasitic series resistance due to the presence of interfacial layers.
- ReRAM cells having extended conductive layers operable as electrodes of other devices, such as FETs.
- one structure is used as a shared electrode by multiple devices, such as a ReRAM cell and, for example, a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell.
- This shared operability of the same component allows substantially increasing the component density in comparison to the 1T1R approach described above. This component sharing not only results in component density improvements but also simplifies fabrication techniques. Forming of ReRAM components can be done in parallel, to a certain extent, with forming FET components or components or other devices. Moreover, various problems related to interconnects, which are briefly mentioned above, are addressed.
- a ReRAM cell includes a variable resistance layer formed from a dielectric material exhibiting resistive switching characteristics.
- a dielectric which is normally insulating, can be made more conductive when one or more filaments or conduction paths are formed through the layer.
- the filaments can be formed based on different mechanisms, such as defect migration with the layer when a voltage is applied to the layer. Once the filaments are initially formed, these filaments may be then at least partially broken and reformed by applying switching voltages.
- FIG. 1A illustrates a schematic representation of ReRAM cell 100 including top electrode 102 , bottom electrode 106 , and variable resistance layer 104 disposed between top electrode 102 and bottom electrode 106 .
- top and bottom references are used solely for differentiation and not to imply any particular spatial orientation of the components.
- Other references, such as “first” and “second”, may be also used identify and distinguish similar components, such as two electrodes, or similar features of the same component, such as two sides of the variable resistance layer.
- Variable resistance layer 104 may be initially formed from a dielectric material, such as transition metal oxides and other like materials. Variable resistance layer 104 may be then made to conduct through one or more filaments formed within variable resistance layer 104 by applying a forming voltage or, more specifically, a set of forming pulses. To provide this resistive switching functionality, variable resistance layer 104 may some electrically active defects 108 . Electrically active defects 108 may be charge carriers absent from the structure (i.e., vacancies) and/or additional charge carriers introduces into the base material. In some embodiments, electrically active defects 108 may be formed by impurities (i.e., substitutions).
- a valence change mechanism which may occur in specific transition metal oxides and is triggered by a migration of anions, such as oxygen anions. Migrations of oxygen anions may be represented by the motion of the corresponding vacancies, i.e., oxygen vacancies.
- a subsequent change of the stoichiometry in the transition metal oxides leads to a redox reaction expressed by a valence change of the cation sub-lattice and a change in the electrical conductivity.
- the polarity of the pulse used to perform this change determines the direction of the change, i.e., reduction or oxidation.
- Other resistive switching mechanisms include bipolar electrochemical metallization mechanisms and thermochemical mechanisms, which leads to a change of the stoichiometry due to a current-induced increase of the temperature.
- defects 108 can be reoriented within variable resistance layer 104 to form filaments as, for example, schematically shown in FIG. 1B as element 110 .
- This reorientation of defects 108 occurs when a set voltage or a forming voltage is applied to electrodes 102 and 106 .
- reorientation of defects 108 is referred to as “filling the traps” when a set voltage is applied (to form one or more filaments or conduction paths) and “emptying the traps” when a reset voltage is applied (to break the previously formed filaments or conduction paths).
- Defects 108 can be introduced into variable resistance layer 104 during or after its fabrication. For example, a concentration of oxygen deficiencies can be introduced into metal oxides during their deposition or during subsequent annealing. Operation of ReRAM cell 100 will now be briefly described with reference to FIG. 2 , which illustrates a logarithmic plot of a current passing through a unipolar ReRAM cell as a function of a voltage applied between the electrodes of the ReRAM cell, in accordance with some embodiments. Similar characteristics are demonstrated by bipolar cells, additional details of which are further presented below. ReRAM cell 100 may be either in a low resistive state (LRS) defined by line 124 or high resistive state (HRS) defined by line 122 .
- LRS low resistive state
- HRS high resistive state
- each of these resistive states is used to store a different logic state, e.g., HRS may be read as logic “one” and LRS may be read as logic “zero,” or vice versa. Therefore, each ReRAM cell that has two resistive states may be used to store one bit of data. It should be noted that some ReRAM cells may have three and even more resistive states allowing multi-bit storage in the same cell.
- HRS and LRS correspond to the presence or absence of one or more filaments or conductive paths in variable resistance layer 104 and of connections between these filaments or conduction paths and the two electrodes 102 and 106 .
- a ReRAM cell may be initially fabricated in LRS and then switched to HRS, or vice versa.
- a ReRAM cell may be switched back and forth between LRS and HRS many times, defined by set and reset cycles.
- a ReRAM cell may maintain its LRS or HRS for a substantial period of time and withstand a number of read cycles.
- ReRAM cell 100 may be divided into a read operation, set operation (i.e., turning the cell “ON”), and reset operation (i.e., turning the cell “OFF”). Set and reset operations may be referred to as write operations.
- the state of ReRAM cell 100 (more specifically, the resistive state of variable resistance layer 104 ) can be sensed by applying a sensing voltage to electrodes 102 and 106 .
- the sensing voltage is sometimes referred to as a “READ” voltage and indicated as V READ in FIG. 2 .
- ReRAM cell 100 If ReRAM cell 100 is in HRS represented by line 122 , the external read and write circuitry connected to electrodes 102 and 106 will sense the resulting “OFF” current (I OFF ) that flows through ReRAM cell 100 . As stated above, this read operation may be performed multiple times without switching ReRAM cell 100 between HRS and LRS. In the above example, the ReRAM cell 100 should continue to output the “OFF” current (I OFF ) when the read voltage (V READ ) is applied to the electrodes.
- ReRAM cell 100 when it is desired to switch ReRAM cell 100 into a different logic state (corresponding to LRS), ReRAM cell 100 is switched from its HRS to LRS. This operation is referred to as a set operation. This may be accomplished by using the same read and write circuitry to apply a set voltage (V SET ) to electrodes 102 and 106 . Applying the set voltage (V SET ) forms one or more filaments or conduction paths in variable resistance layer 104 and switches ReRAM cell 100 from its HRS to LRS as indicated by arrow 126 . It should be noted that formation or breaking of filaments or conduction paths in variable resistance layer 104 may also involve forming or breaking electrical connections between these filaments and one or both electrodes. The common factor in all these switching mechanisms is passage or blockage of current between the two electrodes.
- the resistive characteristics of ReRAM cell 100 are represented by line 124 .
- V READ the read voltage
- I ON the resulting “ON” current
- ReRAM cell 100 may be desirable to switch ReRAM cell 100 into a different logic state again by switching ReRAM cell 100 from its LRS to HRS.
- This operation is referred to as a reset operation, as distinct from the set operation during which ReRAM cell 100 is switched from its HRS to LRS.
- a reset voltage V RESET
- V RESET a reset voltage
- ReRAM cell 100 may be switched back and forth between its LRS and HRS many times. Read operations may be performed in each of these states (between the switching operations) one or more times or not performed at all. It should be noted that application of set and reset voltages to change resistive states of the ReRAM cell involves complex mechanisms that, without being bound by theory, are believed to involve localized resistive heating as well as mobility of defects impacted by both temperature and applied potential.
- ReRAM cell 100 may be configured to have either unipolar switching or bipolar switching.
- the unipolar switching does not depend on the polarity of the set voltage (V SET ) and reset voltage (V RESET ) applied to the electrodes 102 and 106 and, as a result, to variable resistance layer 104 .
- the set voltage (V SET ) and reset voltage (V RESET ) applied to variable resistance layer 104 need to have different polarities.
- the set voltage (V SET ) is between about 100 mV and 10V or, in some embodiments, between about 500 mV and 5V.
- the length of set voltage pulses (t SET ) may be less than about 100 milliseconds, less than about 5 milliseconds, or even less than about 100 nanoseconds.
- the read voltage (V READ ) may be between about 0.1 and 0.5 of the write voltage (V SET ).
- the read currents (I ON and I OFF ) are greater than about 1 mA or, in some embodiments, greater than about 5 mA to allow for a fast detection of the state by reasonably small sense amplifiers.
- the length of read voltage pulse (t READ ) may be comparable to the length of the corresponding set voltage pulse (t SET ) or may be shorter than the write voltage pulse (t RESET ).
- a ratio of set and reset currents (i.e., an I SET /I RESET ratio) that corresponds to a set voltage (V SET ) and reset voltage (V RESET ) may be at least about 5 or, in some embodiments, at least about 10 to make the state of ReRAM cell easier to determine.
- ReRAM cells should be able to cycle between LRS and HRS at least about 10 3 times or, in some embodiments, at least about 10 7 times without failure.
- a data retention time (t RET ) should be at least about 5 years or, in some embodiments, at least about 10 years at a thermal stress up to 85° C. and small electrical stress, such as a constant application of the read voltage (V READ ).
- Other considerations may include low current leakage, such as less than about 40 A/cm 2 measured at 0.5 V per 20 ⁇ of oxide thickness in HRS.
- the same ReRAM cell may include two or more variable resistance layers interconnected in series. Pairs of variable resistance layers may directly contact each other, or they may be separated by one or more intermediate layers.
- a ReRAM cell is subjected to a forming operation, during which the initially insulating properties of the variable resistance layer are altered and the ReRAM cell is configured into the initial LRS or HRS.
- the forming operation may include a very short high discharge current peak associated with a forming voltage.
- the LRS level of the variable resistance layer for subsequent switching is determined by the filaments or connections created by the forming operation. If the forming operation makes the resistive-switching layer too conductive, the cell may be difficult to reset. In this case, a variable resistance layer with very low levels of resistance in the LRS may be limited in terms of scaling down. This difficulty may be resolved by positioning such variable resistance layers in series with other components providing additional resistance to the overall ReRAM cell.
- FIG. 3 illustrates a schematic representation of an assembly 300 that includes a ReRAM cell 309 and three devices 313 a - 313 c and one FET 303 , in accordance with some embodiments.
- FET 303 is shown as an example, one having ordinary skills in the art would understand that other types of devices may be used, such as a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell.
- FinFET self-aligned double-gate MOSFET
- ReRAM cell 309 three devices 313 a - 313 c , and one FET 303 are disposed on the same substrate 301 .
- FET 303 includes a source region 304 and a drain region 306 as well as a gate dielectric layer 308 and a gate conductive layer 312 .
- ReRAM cell 309 includes variable resistance layers 310 and top electrode 314 .
- the top electrode may be referred to as conductive layers, second conductive layers, or second electrodes to distinguish them from another electrode of ReRAM cell 309 .
- ReRAM cell also includes a bottom electrode, which may be also referred to as a conductive layer, a first conductive layer, or a first electrode.
- This bottom electrode is a part of drain region 306 of FET 303 .
- component 306 shown in FIG. 3 is configured to function as a drain region of FET 303 and as a bottom electrode of ReRAM cell 309 .
- component 306 also functions as bottom electrodes of devices 313 a - 313 c .
- the bottom electrode of ReRAM cell 309 may be operable as a source region of a FET.
- the same FET may have a source region that is operable as a bottom electrode of one or more cells, or may have a drain region that is operable as a bottom electrode of one or more cells as, for example, shown in FIG. 4 .
- FET 303 is configured to control the flow of the electrical current through ReRAM cell 309 during operation of the cell. Furthermore, FET 303 is configured to control the flow of the electrical current through devices 313 a - 313 c . Specifically, the voltage between source region 304 and gate conductive layer 312 determines the level of current that can pass between source region 304 and drain region 306 . This current may then pass through ReRAM cell 309 during reading or switching of ReRAM cell 309 .
- ReRAM cell 309 and group of devices 313 a - 313 c are not operated simultaneously.
- ReRAM cell 309 may be read and/or switched while devices 313 a - 313 c may be inactive during this operation.
- assembly 300 may be configured to allow reading and/or switching of ReRAM cell 309 and operating devices 313 a - 313 c at the same time.
- Examples of devices 313 a - 313 b include a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell.
- a pinched resistor a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell.
- FinFET self-aligned double-gate MOSFET
- ReRAM cell 309 includes a bottom electrode (i.e., a first conductive layer), which is also drain region 306 of FET 303 . Furthermore, ReRAM cell 309 includes a top electrode 314 (i.e., a second conductive layer) and a variable resistance layer 310 disposed between the bottom electrode and top electrode 314 . Top electrode 314 may directly interface or be electrically connected to signal line 316 . Signal line 316 may be used to connect top electrode 314 to the control circuitry.
- signal line 316 may be used to apply a desired potential to top electrode 314 a during reading and/or switching of ReRAM cell 309 .
- Signal line 316 may be shared by other cells.
- top electrode 314 may be used as a signal.
- the bottom electrode and signal line 316 may extend substantially parallel to each other. Alternatively, the bottom electrode and signal line 316 may extend substantially perpendicular to each other.
- Assembly 300 may include other signal lines for connecting other components of assembly 300 to the control circuitry.
- signal line 316 b may be connected to device 313 a .
- Signal line 316 c may be connected to device 313 b
- signal line 316 d may be connected to device 313 c .
- Another signal line 316 e may be connected to or may directly interface gate conductive layer 312 of FET 303
- signal line 316 f may be connected to or may directly interface source region 304 of FET 303 .
- the bottom electrode of ReRAM cell 309 which is also drain region 306 or FET 303 and the bottom electrodes of devices 313 a - 313 c , may include doped silicon. More specifically, n+ doped silicon or p+ doped silicon may be used.
- the conductivity of the bottom electrode may be less than or equal to 1 ⁇ 3 of the conductivity of the signal line, e.g., the signal line connected to the top electrode. Because of this conductivity limitation, the size of the shared bottom electrode (i.e., drain region 306 ) may be limited such that the potential experienced by a bottom interface surface of each variable resistance layer is substantially the same (e.g., deviates by less than 0.1V during operation of the cells).
- This size restriction may allow only a limited number of cells to use the same drain region (or on the same source region) of the FET as their bottom electrodes.
- a number of cells sharing a common bottom electrode that also functions as a source region or a drain region is less than or equal to 12, less than or equal to 8, or even less than or equal to 6.
- the width of the variable resistance layer may be less than 1/10 of the width of the shared bottom electrode. It should be noted that in conventional ReRAM cells, the width of the variable resistance layer is generally the same as the width of both electrodes. Furthermore, this difference in size between the variable resistance layer and the bottom electrode results in a control active area of each ReRAM cell, which is determined by the interface between the variable resistance layer and the bottom electrode and therefore is determined by the boundary of the variable resistance layer.
- variable resistance layer 310 may be substantially the same as the thickness of gate dielectric layer 312 of FET 303 .
- variable resistance layer 310 and gate dielectric layer 312 may be formed from the same starting material (e.g., hafnium oxide). This starting material may be modified to form variable resistance layer 310 and/or gate dielectric layer 312 . While both variable resistance layer 310 and gate dielectric layer 312 are formed from dielectric materials, their characteristics may need to be different. For example, variable resistance layer 310 may need to have a higher leakage and lower breakdown voltage than gate dielectric 312 . The leakage may be increased while the breakdown voltage may be decreased by, for example, doping a portion of the initial material corresponding to variable resistance layer 310 , while the initial material corresponding to gate dielectric layer 312 may remain unchanged.
- top electrode 314 i.e., the second conductive layer
- gate conductive layer 312 of FET 303 may have the same composition.
- both layers may be formed from titanium nitride.
- ReRAM cell 309 also includes a barrier layer disposed between the bottom electrode and variable resistance layer 310 .
- the barrier layer may be used to prevent migration of materials between the bottom electrode and variable resistance layer 310 .
- a similar barrier layer may be disposed between gate dielectric 308 and gate conductive layer 312 of FET 303 .
- ReRAM cell 309 also includes an interface layer disposed between the bottom electrode and variable resistance layer 310 .
- the interface layer may be formed from a silicon oxide.
- the bottom electrode may directly interface variable resistance layer 310 .
- Variable resistance layer 310 can be fabricated from a dielectric material, such as a metal oxide material or other similar material that can be switched between two or more stable resistive states.
- variable resistance layer 310 is fabricated from a high bandgap material, e.g., a material that has a bandgap of at least about 4 electron Volts.
- a high bandgap material e.g., a material that has a bandgap of at least about 4 electron Volts.
- Some examples of such materials include HfO 2 , Ta 2 O 5 , or Al 2 O 3 , Y 2 O 3 , ZrO 2 , non-stoichiometric variations thereof, or mixture thereof.
- variable resistance layer 310 includes a dopant that has an affinity for oxygen, such as various transition metals (e.g., aluminum, titanium, and zirconium), to form a metal-rich variable resistance layer, such as a non-stoichiometric oxide (e.g., HfO 1.5 -HfO 1.9 or, more specifically, HfO 1.7 ).
- the dopant may be the same materials as a metal of the base oxide (e.g., HfO 2 doped with hafnium) or different (e.g., HfO 2 doped with aluminum, titanium, and zirconium).
- Oxygen deficiency of the metal-rich variable resistance layer corresponds to a number of oxygen vacancies, which are believed to be defects responsible for resistive switching.
- the amount of defects is controlled to achieve certain switching and forming voltages, operating currents, improve performance consistency and data retention.
- Variable resistance layer 310 may have a thickness of between about 1 nm to about 100 nm, such as between about 2 nm and 20 nm or, more specifically, between about 5 nm and 10 nm. Thinner variable resistance layers may be deposited using ALD, while thicker variable resistance layers may be deposited using may be deposited using ALD as well as physical vapor deposition (PVD) and, in some embodiments, chemical vapor deposition (CVD).
- PVD physical vapor deposition
- CVD chemical vapor deposition
- Top electrode 314 may be fabricated from a conductive material that has a desirable conductivity and work function, such as p-type polysilicon, n-type polysilicon, transition metals, transition metal alloys, transition metal nitrides, or transition metal carbides.
- electrode 314 may include one or more of titanium (Ti), tungsten (W), tantalum (Ta), cobalt (Co), molybdenum (Mo), nickel (Ni), vanadium (V), hafnium (Hf) aluminum (Al), copper (Cu), platinum (Pt), palladium (Pd), iridium (Ir), or ruthenium (Ru).
- Electrode 314 may include titanium/aluminum alloy and/or a silicon-doped aluminum. In some embodiments, electrode 314 may be formed from titanium, tantalum, or aluminum. Electrode 314 may be between about 5 nm and about 500 nm thick or, more specifically, between about 10 nm and about 100 nm thick.
- FET 303 may include an n-doped substrate 301 and a p-doped well 302 disposed within substrate 301 .
- Substrate 301 is typically a wafer or part of a wafer that may include other devices and components, such as other FETs and ReRAM cells.
- N-doped substrate 301 may include any suitable p-type dopants, such as phosphorus and arsenic, and may be formed by any suitable technique.
- P-doped well 302 may include any suitable n-type dopants, such as boron and indium, and may be formed by any suitable technique.
- p-doped well 302 may be formed by doping substrate 301 by ion implantation, for example.
- FET 303 also includes gate conductive layer 312 that is separated from p-doped well 302 by gate dielectric layer 308 .
- Gate conductive layer 312 may include any suitable conductive material, such as polysilicon with a p-type dopant, such as boron. Other materials are also within the scope. As noted above, gate conductive layer 312 may be made from the same material as top electrode 314 .
- Gate dielectric layer 308 may be formed from hafnium oxide or other suitable material. Hafnium oxide has a very high dielectric constant and a large conduction band offset with respect to silicon. In some embodiments, a work function modulation layer may be provided between gate dielectric 308 and gate conductive layer 312 . The work function modulation layer may be made from aluminum, for example.
- FET 303 also includes n-doped source region 304 and drain region 306 .
- Source region 304 and drain region 306 are located on each side of gate electrode 308 forming a channel within p-doped well 302 .
- Source region 304 and drain region 306 may be formed by ion implantation. Alternatively, a dopant maybe provided into source region 304 and drain region 306 during their deposition.
- FIG. 5 illustrates a process flowchart corresponding to a method 500 of forming a ReRAM cell, in accordance with some embodiments.
- Method 500 may commence with providing a polysilicon structure during operation 502 and doping a portion of the polysilicon structure with an n-type dopant or a p-type dopant during operation 504 .
- the doping may be performed using ion implantation. This doping technique will be understood by one having ordinary skills in the art.
- a polysilicon structure is doped during deposition and operation 504 is omitted. After operation 504 , bottom electrodes of multiple ReRAM cells and a source region or a drain region of a FET is formed.
- Method 400 may proceed with forming a variable resistance layer on the doped portion of the polysilicon structure during operation 506 .
- the variable resistance layer may be deposited using PVD or other suitable techniques.
- a hafnium oxide layer having a thickness of between about 0.5-50 nm may be formed using reactive sputtering of a metal hafnium target in a 20-60% oxygen atmosphere.
- Power of 100-1000 Watts (W) may be used on a 50-75 mm diameter target (e.g., power densities of 2-50 W/cm 2 ) to achieve deposition rates of between about 0.01 and 0.1 nm per second.
- ALD can be used to form a hafnium oxide layer using hafnium precursors, such as tetrakis(diethylamido)hafnium (TDEAHf), tetrakis(dimethylamido)hafnium (TDMAHf), tetrakis(ethylmethylamido)hafnium (TEMAHf) or hafnium chloride (HfCl 4 ), and a suitable oxidant, such as water, oxygen plasma, or ozone.
- hafnium precursors such as tetrakis(diethylamido)hafnium (TDEAHf), tetrakis(dimethylamido)hafnium (TDMAHf), tetrakis(ethylmethylamido)hafnium (TEMAHf) or hafnium chloride (HfCl 4 )
- TDEAHf tetrakis(diethylamido)hafn
- a variable resistance layer may include multiple metals.
- one metal may be used to dope an oxide of another metal.
- Two or more metals may be co-deposited to form one common layer or deposited in sequences to form multiple sub-layers of the variable resistance layer.
- PVD may be used to deposit a layer containing hafnium oxide and aluminum oxide.
- a co-sputtering arrangement using either a hafnium target and an aluminum target in an oxygen containing atmosphere or a hafnium oxide target and an aluminum oxide target may be used.
- ALD may be used to co-inject hafnium and aluminum precursors at desired proportions to co-deposit a metal oxide layer or to form multiple sub-layers.
- operation 404 may involve ion implantation. The ion implantation can isovalently or aliovalently dope the variable resistance layer and can reduce forming voltages, improve set and reset voltage distributions, and increase device yield.
- the doped portion of the polysilicon structure extends beyond the variable resistance layer.
- the doped portion may be operable as a bottom electrode of the ReRAM cell and as an electrode of at least another ReRAM cell.
- the doped portion is also operable as a source region or a drain region of a FET, which is configured to control a flow of an electrical current through the ReRAM cell and at least one other device.
- Method 500 may proceed with forming a conductive layer over the variable resistance layer during operation 508 .
- the conductive layer is operable as a second electrode.
- a titanium nitride electrode using sputtering Deposition of the titanium nitride electrode may be performed using a titanium target in a nitrogen atmosphere maintained at a pressure of between about 1-20 mTorr.
- the power density may be maintained at 3.3-11 W/cm 2 (150-500 Watts on a 3′′ diameter target) that may result in a deposition rate of about 0.05-0.5 nm per second (depending on the size of the target sample and other process parameters).
- Some of the provided process parameters are for illustrative purposes only and generally depend on deposited materials, tools, deposition rates, and other factors.
Abstract
Description
- Nonvolatile memory is computer memory capable of retaining stored information even when unpowered. Non-volatile memory is typically used for secondary storage or long-term persistent storage and may be used in addition to volatile memory, which loses the stored information when unpowered. Nonvolatile memory can be permanently integrated into computer systems (e.g., solid state hard drives) or can take the form of removable and easily transportable memory cards (e.g., USB flash drives). Nonvolatile memory is becoming more popular because of its small size/high density, low power consumption, fast read and write rates, retention, and other characteristics.
- Flash memory is a common type of nonvolatile memory because of its high density and low fabrication costs. Flash memory is a transistor-based memory device that uses multiple gates per transistor and quantum tunneling for storing the information on its memory device. Flash memory uses a block-access architecture that can result in long access, erase, and write times. Flash memory also suffers from low endurance, high power consumption, and scaling limitations.
- The constantly increasing speed of electronic devices and storage demand drive new requirements for nonvolatile memory. For example, nonvolatile memory is expected to replace hard drives in many new computer systems. However, transistor-based flash memory is often inadequate to meet the requirements for nonvolatile memory. New types of memory, such as resistive random access memory, are being developed to meet these demands and requirements.
- Provided are resistive random access memory (ReRAM) cells having extended conductive layers operable as electrodes of ReRAM cells and, at the same time, an electrode of additional devices, such as field effect transistors, pinched resistors, bipolar junction transistors, junction gate field-effect transistors, silicon on insulator devices, fully depleted silicon on insulator devices, self-aligned double-gate MOSFET (FinFET) devices, diodes, or additional resistive-switching cells. In some embodiments, a conductive layer is operable as an electrode of two or more resistive-switching cells (which, as well as memory, may be implemented as logic or for any other suitable application of two-state switches) and as a source or a drain region of one or more field effect transistor (FETs). Also provided are methods of fabricating such cells. Specifically, an extended conductive layer operable as an electrode of one ReRAM cell protrudes beyond the boundary of the cell defined by its variable resistance layer. The extended portion is used as a FET source region or a drain region. In some embodiments, the FET may be configured to control an electrical current through this and other devices. The extended conductive layer may be formed from doped silicon or, more specifically, from n+ doped polysilicon or p+ doped polysilicon. The variable resistance layer of the ReRAM cell may be positioned on the same level as a gate dielectric layer of the FET. In some embodiments, the variable resistance layer and the gate dielectric layer have the same thickness.
- In some embodiments, a ReRAM cell includes a first conductive layer, a second conductive layer, and a variable resistance layer. The first conductive layer and the second conductive layer are operable as electrodes of the ReRAM cell. The first conductive layer may be referred to as a first electrode or a bottom electrode. The second conductive layer may be referred to as a second electrode or a top electrode. The variable resistance layer is disposed between the first conductive layer and the second conductive layer. The first conductive layer includes doped silicon and is operable as an electrode of at least one other device, such as another ReRAM cell. Specifically, two or more ReRAM cells may share the same first conductive layer. In some embodiments, the width of the variable resistance layer is less than or equal to 1/10 of the width of the first conductive layer. The first conductive layer is also operable as an electrode of two or more other devices. Some examples of such devices include a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell. In a specific example, one of the additional devices is a FET. The first conductive layer may be operable as a source region or a drain region of this FET. This FET may be configured to control the flow of the electrical current through a ReRAM cell and another device (e.g., through multiple ReRAM cells) that share the first conductive layer as their bottom electrodes.
- In some embodiments, the first conductive layer includes n+ doped silicon. Alternatively, the first conductive layer includes p+ doped silicon. In some embodiments, the ReRAM cell also includes a signal line, such that the second conductive layer is disposed between the signal line and the variable resistance layer. The conductivity of the first conductive layer may be less than about one-third of the conductivity of the signal line. The first conductive layer may be different from the signal line, or insufficiently conductive to be used as the signal line, in some embodiments. The first conductive layer and the signal line may extend substantially parallel to each other. In some embodiments, the first conductive layer and the signal line extend substantially perpendicular to each other.
- The thickness of the variable resistance layer may be substantially the same as a thickness of the gate dielectric layer of the FET. However, the composition of the variable resistance layer may differ from the composition of the gate dielectric layer of the FET. In some embodiments, both layers may have the same base material but have different dopants or other materials added to this base material. In some embodiments, the second conductive layer of the ReRAM cell and the gate conductive layer of the FET have the same thickness. Furthermore, the second conductive layer of the ReRAM cell and the gate conductive layer of the FET may have the same composition. For example, both layers may be formed from titanium nitride.
- In some embodiments, the ReRAM cell also includes a barrier layer disposed between the first conductive layer and the variable resistance layer. The barrier layer may be used to prevent migration of materials between the first conductive layer and the variable resistance layer. A similar barrier layer may be disposed between the gate dielectric of the FET and the conductive layer. In some embodiments, the ReRAM cell also includes an interface layer disposed between the first conductive layer and the variable resistance layer. The interface layer may be formed from a silicon oxide.
- In some embodiments, the variable resistance layer may be formed from one of HfO2, Ta2O5, or Al2O3, Y2O3, ZrO2, or non-stoichiometric compositions thereof. The second conductive layer may be formed from titanium nitride or other suitable conductive material. The first conductive layer may directly interface the variable resistance layer. The second conductive layer may directly interface the variable resistance layer.
- In some embodiments, a ReRAM cell includes a first conductive layer formed from titanium nitride, a second conductive layer formed from n+ doped polysilicon, and a variable resistance layer formed from one of HfO2, Ta2O5, or Al2O3, Y2O3, ZrO2, or non-stoichiometric compositions thereof. The first conductive layer and the second conductive layer are operable as electrodes. The variable resistance layer is disposed between the first conductive layer and the second conductive layer. The first conductive layer may be operable as a conductive layer of at least one other device, e.g., another ReRAM cell. The first conductive layer may be operable as a drain region of a FET configured to control a flow of an electrical current through the ReRAM cell and the other device(s).
- Also provided is a method of fabricating a ReRAM cell. The method may involve providing a polysilicon structure and doping a portion of the polysilicon structure with an n-type dopant. The doping may be performed using ion implantation. The method may proceed with forming a variable resistance layer on the doped portion of the polysilicon structure. The doped portion of the polysilicon structure extends beyond the variable resistance layer. The doped portion is operable as a first electrode of the ReRAM cell and as an electrode of at least another device. The doped portion is operable as a source region or a drain region of a FET configured to control a flow of an electrical current through the ReRAM cell and the at least one other device. The method proceeds with forming a conductive layer over the variable resistance layer. The conductive layer is operable as a second electrode.
- To facilitate understanding, the same reference numerals have been used, where possible, to designate common components presented in the figures. The drawings are not to scale and the relative dimensions of various elements in the drawings are depicted schematically and not necessarily to scale. Various embodiments can readily be understood by considering the following detailed description in conjunction with the accompanying drawings, in which:
-
FIGS. 1A and 1B illustrate schematic representations of a ReRAM cell in its high resistive state (HRS) and low resistive state (LRS), in accordance with some embodiments. -
FIG. 2 illustrates a plot of a current passing through a ReRAM cell as a function of a voltage applied to the ReRAM cell, in accordance with some embodiments. -
FIG. 3 illustrates a schematic representation of an assembly including a ReRAM cell and three other devices and one FET, in which the drain region of the FET also functions as the bottom electrodes of the ReRAM cell and the other devices, in accordance with some embodiments. -
FIG. 4 illustrates a schematic representation of an assembly including a ReRAM cell and three other devices as well as one FET, in which the drain region of the FET functions as the bottom electrodes of the ReRAM cell and one of the devices and the source region of the FET functions as the bottom electrode of the two other devices, in accordance with some embodiments. -
FIG. 5 illustrates a process flowchart corresponding to a method of forming a ReRAM cell having a bottom electrode that also functions as a drain region or a source region of a FET, in accordance with some embodiments. - A detailed description of various embodiments is provided below along with accompanying figures. The detailed description is provided in connection with such embodiments, but is not limited to any particular example. The scope is limited only by the claims and numerous alternatives, modifications, and equivalents are encompassed. Numerous specific details are set forth in the following description in order to provide a thorough understanding. These details are provided for the purpose of example and the described techniques may be practiced according to the claims without some or all of these specific details. For the purpose of clarity, technical material that is known in the technical fields related to the embodiments has not been described in detail to avoid unnecessarily obscuring the description.
- A ReRAM cell exhibiting resistive switching characteristics generally includes multiple layers formed into a stack. The stack includes two conductive layers operating as electrodes. These layers may be formed from metals or other conductive materials, such as polysilicon or metal nitrides. The stack also includes an insulator layer disposed between the two electrodes and configured to change its resistive properties when switching voltages are applied to this insulator layer. This layer may be referred to as a variable resistance layer or a resistive switching layer. The changeable resistive properties are used to store data. For example, one resistive state may be associated with a logic “zero”, while the other resistive state may be associated with a logic “one” value.
- A transistor, such as a FET, is typically coupled to each individual ReRAM cell to limit the electrical current through the cell thereby preventing over-programming. This current limiting functionality may be also used as a selector and, for example, to prevent the current from flowing through the cell when reading or switching other ReRAM cells sharing the same signal lines. An assembly in which one transistor is assigned to control only one ReRAM cell may be referred to a 1T1R assembly. However, this type of assembly is intrinsically not scalable. While ReRAM cells can be made very small, the transistor scalability is lacking. Furthermore, interconnection formed between a transistor and a ReRAM cell tends to be bulky (at least bigger than the boundary of the variable resistance layer of a ReRAM cell). As, such these interconnects may define the active area or, more specifically, the switching area of the ReRAM device. These interconnects may be also difficult to scale down. Furthermore, these interconnects can cause parasitic series resistance due to the presence of interfacial layers.
- Provided are ReRAM cells having extended conductive layers operable as electrodes of other devices, such as FETs. As such, one structure is used as a shared electrode by multiple devices, such as a ReRAM cell and, for example, a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell. This shared operability of the same component allows substantially increasing the component density in comparison to the 1T1R approach described above. This component sharing not only results in component density improvements but also simplifies fabrication techniques. Forming of ReRAM components can be done in parallel, to a certain extent, with forming FET components or components or other devices. Moreover, various problems related to interconnects, which are briefly mentioned above, are addressed.
- Examples of ReRAM Cells and their Switching Mechanisms
- A brief description of ReRAM cells is provided for better understanding of various features of variable resistance layers, as described in this document. A ReRAM cell includes a variable resistance layer formed from a dielectric material exhibiting resistive switching characteristics. A dielectric, which is normally insulating, can be made more conductive when one or more filaments or conduction paths are formed through the layer. The filaments can be formed based on different mechanisms, such as defect migration with the layer when a voltage is applied to the layer. Once the filaments are initially formed, these filaments may be then at least partially broken and reformed by applying switching voltages.
-
FIG. 1A illustrates a schematic representation ofReRAM cell 100 includingtop electrode 102,bottom electrode 106, andvariable resistance layer 104 disposed betweentop electrode 102 andbottom electrode 106. It should be noted that the “top” and “bottom” references are used solely for differentiation and not to imply any particular spatial orientation of the components. Other references, such as “first” and “second”, may be also used identify and distinguish similar components, such as two electrodes, or similar features of the same component, such as two sides of the variable resistance layer. -
Variable resistance layer 104 may be initially formed from a dielectric material, such as transition metal oxides and other like materials.Variable resistance layer 104 may be then made to conduct through one or more filaments formed withinvariable resistance layer 104 by applying a forming voltage or, more specifically, a set of forming pulses. To provide this resistive switching functionality,variable resistance layer 104 may some electricallyactive defects 108. Electricallyactive defects 108 may be charge carriers absent from the structure (i.e., vacancies) and/or additional charge carriers introduces into the base material. In some embodiments, electricallyactive defects 108 may be formed by impurities (i.e., substitutions). These defects may be utilized for ReRAM cells operating according to a valence change mechanism, which may occur in specific transition metal oxides and is triggered by a migration of anions, such as oxygen anions. Migrations of oxygen anions may be represented by the motion of the corresponding vacancies, i.e., oxygen vacancies. A subsequent change of the stoichiometry in the transition metal oxides leads to a redox reaction expressed by a valence change of the cation sub-lattice and a change in the electrical conductivity. In this example, the polarity of the pulse used to perform this change determines the direction of the change, i.e., reduction or oxidation. Other resistive switching mechanisms include bipolar electrochemical metallization mechanisms and thermochemical mechanisms, which leads to a change of the stoichiometry due to a current-induced increase of the temperature. - Without being restricted to any particular theory, it is believed that
defects 108 can be reoriented withinvariable resistance layer 104 to form filaments as, for example, schematically shown inFIG. 1B aselement 110. This reorientation ofdefects 108 occurs when a set voltage or a forming voltage is applied toelectrodes defects 108 is referred to as “filling the traps” when a set voltage is applied (to form one or more filaments or conduction paths) and “emptying the traps” when a reset voltage is applied (to break the previously formed filaments or conduction paths). -
Defects 108 can be introduced intovariable resistance layer 104 during or after its fabrication. For example, a concentration of oxygen deficiencies can be introduced into metal oxides during their deposition or during subsequent annealing. Operation ofReRAM cell 100 will now be briefly described with reference toFIG. 2 , which illustrates a logarithmic plot of a current passing through a unipolar ReRAM cell as a function of a voltage applied between the electrodes of the ReRAM cell, in accordance with some embodiments. Similar characteristics are demonstrated by bipolar cells, additional details of which are further presented below.ReRAM cell 100 may be either in a low resistive state (LRS) defined byline 124 or high resistive state (HRS) defined byline 122. Each of these resistive states is used to store a different logic state, e.g., HRS may be read as logic “one” and LRS may be read as logic “zero,” or vice versa. Therefore, each ReRAM cell that has two resistive states may be used to store one bit of data. It should be noted that some ReRAM cells may have three and even more resistive states allowing multi-bit storage in the same cell. - HRS and LRS correspond to the presence or absence of one or more filaments or conductive paths in
variable resistance layer 104 and of connections between these filaments or conduction paths and the twoelectrodes - The overall operation of
ReRAM cell 100 may be divided into a read operation, set operation (i.e., turning the cell “ON”), and reset operation (i.e., turning the cell “OFF”). Set and reset operations may be referred to as write operations. During the read operation, the state of ReRAM cell 100 (more specifically, the resistive state of variable resistance layer 104) can be sensed by applying a sensing voltage toelectrodes FIG. 2 . IfReRAM cell 100 is in HRS represented byline 122, the external read and write circuitry connected toelectrodes ReRAM cell 100. As stated above, this read operation may be performed multiple times without switchingReRAM cell 100 between HRS and LRS. In the above example, theReRAM cell 100 should continue to output the “OFF” current (IOFF) when the read voltage (VREAD) is applied to the electrodes. - Continuing with the above example, when it is desired to switch
ReRAM cell 100 into a different logic state (corresponding to LRS),ReRAM cell 100 is switched from its HRS to LRS. This operation is referred to as a set operation. This may be accomplished by using the same read and write circuitry to apply a set voltage (VSET) toelectrodes variable resistance layer 104 andswitches ReRAM cell 100 from its HRS to LRS as indicated byarrow 126. It should be noted that formation or breaking of filaments or conduction paths invariable resistance layer 104 may also involve forming or breaking electrical connections between these filaments and one or both electrodes. The common factor in all these switching mechanisms is passage or blockage of current between the two electrodes. - In LRS, the resistive characteristics of
ReRAM cell 100 are represented byline 124. In this LRS, when the read voltage (VREAD) is applied betweenelectrodes ReRAM cell 100. Again, this read operation may be performed multiple times without switchingReRAM cell 100 between LRS and HRS. - It may be desirable to switch
ReRAM cell 100 into a different logic state again by switchingReRAM cell 100 from its LRS to HRS. This operation is referred to as a reset operation, as distinct from the set operation during whichReRAM cell 100 is switched from its HRS to LRS. During the reset operation, a reset voltage (VRESET) is applied toReRAM cell 100 to break the previously formed filaments or conduction paths invariable resistance layer 104, switchingReRAM cell 100 from its LRS to HRS as indicated byarrow 128. Reading ofReRAM cell 100 in its HRS is described above. Overall,ReRAM cell 100 may be switched back and forth between its LRS and HRS many times. Read operations may be performed in each of these states (between the switching operations) one or more times or not performed at all. It should be noted that application of set and reset voltages to change resistive states of the ReRAM cell involves complex mechanisms that, without being bound by theory, are believed to involve localized resistive heating as well as mobility of defects impacted by both temperature and applied potential. -
ReRAM cell 100 may be configured to have either unipolar switching or bipolar switching. The unipolar switching does not depend on the polarity of the set voltage (VSET) and reset voltage (VRESET) applied to theelectrodes variable resistance layer 104. In the bipolar switching, the set voltage (VSET) and reset voltage (VRESET) applied tovariable resistance layer 104 need to have different polarities. - In some embodiments, the set voltage (VSET) is between about 100 mV and 10V or, in some embodiments, between about 500 mV and 5V. The length of set voltage pulses (tSET) may be less than about 100 milliseconds, less than about 5 milliseconds, or even less than about 100 nanoseconds. The read voltage (VREAD) may be between about 0.1 and 0.5 of the write voltage (VSET). In some embodiments, the read currents (ION and IOFF) are greater than about 1 mA or, in some embodiments, greater than about 5 mA to allow for a fast detection of the state by reasonably small sense amplifiers. The length of read voltage pulse (tREAD) may be comparable to the length of the corresponding set voltage pulse (tSET) or may be shorter than the write voltage pulse (tRESET).
- A ratio of set and reset currents (i.e., an ISET/IRESET ratio) that corresponds to a set voltage (VSET) and reset voltage (VRESET) may be at least about 5 or, in some embodiments, at least about 10 to make the state of ReRAM cell easier to determine. ReRAM cells should be able to cycle between LRS and HRS at least about 103 times or, in some embodiments, at least about 107 times without failure. A data retention time (tRET) should be at least about 5 years or, in some embodiments, at least about 10 years at a thermal stress up to 85° C. and small electrical stress, such as a constant application of the read voltage (VREAD). Other considerations may include low current leakage, such as less than about 40 A/cm2 measured at 0.5 V per 20 Å of oxide thickness in HRS.
- In some embodiments, the same ReRAM cell may include two or more variable resistance layers interconnected in series. Pairs of variable resistance layers may directly contact each other, or they may be separated by one or more intermediate layers.
- In some embodiments, a ReRAM cell is subjected to a forming operation, during which the initially insulating properties of the variable resistance layer are altered and the ReRAM cell is configured into the initial LRS or HRS. The forming operation may include a very short high discharge current peak associated with a forming voltage. The LRS level of the variable resistance layer for subsequent switching is determined by the filaments or connections created by the forming operation. If the forming operation makes the resistive-switching layer too conductive, the cell may be difficult to reset. In this case, a variable resistance layer with very low levels of resistance in the LRS may be limited in terms of scaling down. This difficulty may be resolved by positioning such variable resistance layers in series with other components providing additional resistance to the overall ReRAM cell.
- Examples of Assemblies Including ReRAM Cells and FETs
-
FIG. 3 illustrates a schematic representation of anassembly 300 that includes aReRAM cell 309 and three devices 313 a-313 c and oneFET 303, in accordance with some embodiments. WhileFET 303 is shown as an example, one having ordinary skills in the art would understand that other types of devices may be used, such as a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell. -
ReRAM cell 309, three devices 313 a-313 c, and oneFET 303 are disposed on thesame substrate 301.FET 303 includes asource region 304 and adrain region 306 as well as agate dielectric layer 308 and a gateconductive layer 312.ReRAM cell 309 includes variable resistance layers 310 andtop electrode 314. For purposes of this disclosure, the top electrode may be referred to as conductive layers, second conductive layers, or second electrodes to distinguish them from another electrode ofReRAM cell 309. ReRAM cell also includes a bottom electrode, which may be also referred to as a conductive layer, a first conductive layer, or a first electrode. This bottom electrode is a part ofdrain region 306 ofFET 303. Specifically,component 306 shown inFIG. 3 is configured to function as a drain region ofFET 303 and as a bottom electrode ofReRAM cell 309. Furthermore,component 306 also functions as bottom electrodes of devices 313 a-313 c. For example, the bottom electrode ofReRAM cell 309 may be operable as a source region of a FET. Furthermore, the same FET may have a source region that is operable as a bottom electrode of one or more cells, or may have a drain region that is operable as a bottom electrode of one or more cells as, for example, shown inFIG. 4 . -
FET 303 is configured to control the flow of the electrical current throughReRAM cell 309 during operation of the cell. Furthermore,FET 303 is configured to control the flow of the electrical current through devices 313 a-313 c. Specifically, the voltage betweensource region 304 and gateconductive layer 312 determines the level of current that can pass betweensource region 304 and drainregion 306. This current may then pass throughReRAM cell 309 during reading or switching ofReRAM cell 309. - In some embodiments,
ReRAM cell 309 and group of devices 313 a-313 c are not operated simultaneously. For example,ReRAM cell 309 may be read and/or switched while devices 313 a-313 c may be inactive during this operation. Alternatively,assembly 300 may be configured to allow reading and/or switching ofReRAM cell 309 and operating devices 313 a-313 c at the same time. Examples of devices 313 a-313 b include a pinched resistor, a bipolar junction transistor, a junction gate field-effect transistor, a silicon on insulator device, a fully depleted silicon on insulator device, a self-aligned double-gate MOSFET (FinFET) device, a diode, or an additional resistive-switching cell. - For example, when devices 313 a-313 c are additional resistive-switching cells, these cells as well as
ReRAM cell 309 may be read and/or switched at the same time. This type of reading and/or switching may be performed without differentiating among the cells. As such, all cells may be treated as one group and their collective resistance characteristics are determined during reading or changed during switching. When four ReRAM cells are connected to the same FET, the reading response may be one of the following five options: (1) all cells have HRS, (2) one cell has LRS while three cells have HRS, (3) two cells have LRS while two cells have HRS, (4) three cells have LRS while one cell has HRS, and (5) all cells have LRS. While this number of possible options is less than that when each cells is addressed individually (i.e., 24=16 different responses), sharing one FET among multiple cells may significantly simplify the design and fabrication of the overall memory assembly. - Components of
ReRAM cell 309 will now be described in more detail. One having ordinary skill in the art would understand that this description is also applicable to other resistive-switching cells that may share thesame drain region 306.ReRAM cell 309 includes a bottom electrode (i.e., a first conductive layer), which is also drainregion 306 ofFET 303. Furthermore,ReRAM cell 309 includes a top electrode 314 (i.e., a second conductive layer) and avariable resistance layer 310 disposed between the bottom electrode andtop electrode 314.Top electrode 314 may directly interface or be electrically connected to signal line 316. Signal line 316 may be used to connecttop electrode 314 to the control circuitry. For example, signal line 316 may be used to apply a desired potential to top electrode 314 a during reading and/or switching ofReRAM cell 309. Signal line 316 may be shared by other cells. In some embodiments,top electrode 314 may be used as a signal. The bottom electrode and signal line 316 may extend substantially parallel to each other. Alternatively, the bottom electrode and signal line 316 may extend substantially perpendicular to each other. -
Assembly 300 may include other signal lines for connecting other components ofassembly 300 to the control circuitry. As shown inFIG. 3 ,signal line 316 b may be connected todevice 313 a.Signal line 316 c may be connected todevice 313 b, whilesignal line 316 d may be connected todevice 313 c. Anothersignal line 316 e may be connected to or may directly interface gateconductive layer 312 ofFET 303, whilesignal line 316 f may be connected to or may directly interfacesource region 304 ofFET 303. - The bottom electrode of
ReRAM cell 309, which is also drainregion 306 orFET 303 and the bottom electrodes of devices 313 a-313 c, may include doped silicon. More specifically, n+ doped silicon or p+ doped silicon may be used. In some embodiments, the conductivity of the bottom electrode may be less than or equal to ⅓ of the conductivity of the signal line, e.g., the signal line connected to the top electrode. Because of this conductivity limitation, the size of the shared bottom electrode (i.e., drain region 306) may be limited such that the potential experienced by a bottom interface surface of each variable resistance layer is substantially the same (e.g., deviates by less than 0.1V during operation of the cells). This size restriction may allow only a limited number of cells to use the same drain region (or on the same source region) of the FET as their bottom electrodes. In some embodiments, a number of cells sharing a common bottom electrode that also functions as a source region or a drain region is less than or equal to 12, less than or equal to 8, or even less than or equal to 6. To accommodate this shared electrode function, the width of the variable resistance layer may be less than 1/10 of the width of the shared bottom electrode. It should be noted that in conventional ReRAM cells, the width of the variable resistance layer is generally the same as the width of both electrodes. Furthermore, this difference in size between the variable resistance layer and the bottom electrode results in a control active area of each ReRAM cell, which is determined by the interface between the variable resistance layer and the bottom electrode and therefore is determined by the boundary of the variable resistance layer. - In some embodiments, the thickness of
variable resistance layer 310 may be substantially the same as the thickness ofgate dielectric layer 312 ofFET 303. Furthermore,variable resistance layer 310 andgate dielectric layer 312 may be formed from the same starting material (e.g., hafnium oxide). This starting material may be modified to formvariable resistance layer 310 and/orgate dielectric layer 312. While bothvariable resistance layer 310 andgate dielectric layer 312 are formed from dielectric materials, their characteristics may need to be different. For example,variable resistance layer 310 may need to have a higher leakage and lower breakdown voltage thangate dielectric 312. The leakage may be increased while the breakdown voltage may be decreased by, for example, doping a portion of the initial material corresponding tovariable resistance layer 310, while the initial material corresponding togate dielectric layer 312 may remain unchanged. - In some embodiments, top electrode 314 (i.e., the second conductive layer) of
ReRAM cell 309 and gateconductive layer 312 ofFET 303 may have the same composition. For example, both layers may be formed from titanium nitride. - In some embodiments,
ReRAM cell 309 also includes a barrier layer disposed between the bottom electrode andvariable resistance layer 310. The barrier layer may be used to prevent migration of materials between the bottom electrode andvariable resistance layer 310. A similar barrier layer may be disposed between gate dielectric 308 and gateconductive layer 312 ofFET 303. - In some embodiments,
ReRAM cell 309 also includes an interface layer disposed between the bottom electrode andvariable resistance layer 310. The interface layer may be formed from a silicon oxide. Alternatively, the bottom electrode may directly interfacevariable resistance layer 310. -
Variable resistance layer 310 can be fabricated from a dielectric material, such as a metal oxide material or other similar material that can be switched between two or more stable resistive states. In some embodiments,variable resistance layer 310 is fabricated from a high bandgap material, e.g., a material that has a bandgap of at least about 4 electron Volts. Some examples of such materials include HfO2, Ta2O5, or Al2O3, Y2O3, ZrO2, non-stoichiometric variations thereof, or mixture thereof. - In some embodiments,
variable resistance layer 310 includes a dopant that has an affinity for oxygen, such as various transition metals (e.g., aluminum, titanium, and zirconium), to form a metal-rich variable resistance layer, such as a non-stoichiometric oxide (e.g., HfO1.5-HfO1.9 or, more specifically, HfO1.7). The dopant may be the same materials as a metal of the base oxide (e.g., HfO2 doped with hafnium) or different (e.g., HfO2 doped with aluminum, titanium, and zirconium). Oxygen deficiency of the metal-rich variable resistance layer corresponds to a number of oxygen vacancies, which are believed to be defects responsible for resistive switching. The amount of defects is controlled to achieve certain switching and forming voltages, operating currents, improve performance consistency and data retention. -
Variable resistance layer 310 may have a thickness of between about 1 nm to about 100 nm, such as between about 2 nm and 20 nm or, more specifically, between about 5 nm and 10 nm. Thinner variable resistance layers may be deposited using ALD, while thicker variable resistance layers may be deposited using may be deposited using ALD as well as physical vapor deposition (PVD) and, in some embodiments, chemical vapor deposition (CVD). -
Top electrode 314 may be fabricated from a conductive material that has a desirable conductivity and work function, such as p-type polysilicon, n-type polysilicon, transition metals, transition metal alloys, transition metal nitrides, or transition metal carbides. For example,electrode 314 may include one or more of titanium (Ti), tungsten (W), tantalum (Ta), cobalt (Co), molybdenum (Mo), nickel (Ni), vanadium (V), hafnium (Hf) aluminum (Al), copper (Cu), platinum (Pt), palladium (Pd), iridium (Ir), or ruthenium (Ru).Electrode 314 may include titanium/aluminum alloy and/or a silicon-doped aluminum. In some embodiments,electrode 314 may be formed from titanium, tantalum, or aluminum.Electrode 314 may be between about 5 nm and about 500 nm thick or, more specifically, between about 10 nm and about 100 nm thick. - A brief description of
FET 303 will now be provided to better illustrate various features of this disclosure. The references are made to negative metal-oxide semiconductor (NMOS) devices but other types of MOS devices are also within the scope and will be understood by one having ordinary skill in the art.FET 303 may include an n-dopedsubstrate 301 and a p-doped well 302 disposed withinsubstrate 301.Substrate 301 is typically a wafer or part of a wafer that may include other devices and components, such as other FETs and ReRAM cells. - N-doped
substrate 301 may include any suitable p-type dopants, such as phosphorus and arsenic, and may be formed by any suitable technique. P-doped well 302 may include any suitable n-type dopants, such as boron and indium, and may be formed by any suitable technique. For example, p-doped well 302 may be formed bydoping substrate 301 by ion implantation, for example. -
FET 303 also includes gateconductive layer 312 that is separated from p-doped well 302 bygate dielectric layer 308. Gateconductive layer 312 may include any suitable conductive material, such as polysilicon with a p-type dopant, such as boron. Other materials are also within the scope. As noted above, gateconductive layer 312 may be made from the same material astop electrode 314. -
Gate dielectric layer 308 may be formed from hafnium oxide or other suitable material. Hafnium oxide has a very high dielectric constant and a large conduction band offset with respect to silicon. In some embodiments, a work function modulation layer may be provided between gate dielectric 308 and gateconductive layer 312. The work function modulation layer may be made from aluminum, for example. -
FET 303 also includes n-dopedsource region 304 and drainregion 306.Source region 304 and drainregion 306 are located on each side ofgate electrode 308 forming a channel within p-dopedwell 302.Source region 304 and drainregion 306 may be formed by ion implantation. Alternatively, a dopant maybe provided intosource region 304 and drainregion 306 during their deposition. -
FIG. 5 illustrates a process flowchart corresponding to amethod 500 of forming a ReRAM cell, in accordance with some embodiments.Method 500 may commence with providing a polysilicon structure duringoperation 502 and doping a portion of the polysilicon structure with an n-type dopant or a p-type dopant duringoperation 504. The doping may be performed using ion implantation. This doping technique will be understood by one having ordinary skills in the art. In some embodiments, a polysilicon structure is doped during deposition andoperation 504 is omitted. Afteroperation 504, bottom electrodes of multiple ReRAM cells and a source region or a drain region of a FET is formed. - Method 400 may proceed with forming a variable resistance layer on the doped portion of the polysilicon structure during
operation 506. The variable resistance layer may be deposited using PVD or other suitable techniques. For example, a hafnium oxide layer having a thickness of between about 0.5-50 nm may be formed using reactive sputtering of a metal hafnium target in a 20-60% oxygen atmosphere. Power of 100-1000 Watts (W) may be used on a 50-75 mm diameter target (e.g., power densities of 2-50 W/cm2) to achieve deposition rates of between about 0.01 and 0.1 nm per second. These process parameters are provided as examples and generally depend on deposited materials, tools, deposition rates, and other factors. Other processing techniques, such as ALD, PLD, CVD, evaporation, and the like can also be used to deposit the variable resistance layer. For example, ALD can be used to form a hafnium oxide layer using hafnium precursors, such as tetrakis(diethylamido)hafnium (TDEAHf), tetrakis(dimethylamido)hafnium (TDMAHf), tetrakis(ethylmethylamido)hafnium (TEMAHf) or hafnium chloride (HfCl4), and a suitable oxidant, such as water, oxygen plasma, or ozone. - A variable resistance layer may include multiple metals. For example, one metal may be used to dope an oxide of another metal. Two or more metals may be co-deposited to form one common layer or deposited in sequences to form multiple sub-layers of the variable resistance layer. For example, PVD may be used to deposit a layer containing hafnium oxide and aluminum oxide. Specifically, a co-sputtering arrangement using either a hafnium target and an aluminum target in an oxygen containing atmosphere or a hafnium oxide target and an aluminum oxide target may be used. In another example, ALD may be used to co-inject hafnium and aluminum precursors at desired proportions to co-deposit a metal oxide layer or to form multiple sub-layers. In some embodiments, operation 404 may involve ion implantation. The ion implantation can isovalently or aliovalently dope the variable resistance layer and can reduce forming voltages, improve set and reset voltage distributions, and increase device yield.
- In some embodiments, the doped portion of the polysilicon structure extends beyond the variable resistance layer. The doped portion may be operable as a bottom electrode of the ReRAM cell and as an electrode of at least another ReRAM cell. The doped portion is also operable as a source region or a drain region of a FET, which is configured to control a flow of an electrical current through the ReRAM cell and at least one other device.
-
Method 500 may proceed with forming a conductive layer over the variable resistance layer duringoperation 508. The conductive layer is operable as a second electrode. For example, a titanium nitride electrode using sputtering. Deposition of the titanium nitride electrode may be performed using a titanium target in a nitrogen atmosphere maintained at a pressure of between about 1-20 mTorr. The power density may be maintained at 3.3-11 W/cm2 (150-500 Watts on a 3″ diameter target) that may result in a deposition rate of about 0.05-0.5 nm per second (depending on the size of the target sample and other process parameters). Some of the provided process parameters are for illustrative purposes only and generally depend on deposited materials, tools, deposition rates, and other factors. - Although the foregoing examples have been described in some detail for purposes of clarity of understanding, the invention is not limited to the details provided. There are many alternative ways of implementing the invention. The disclosed examples are illustrative and not restrictive.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/264,280 US9178000B1 (en) | 2014-04-29 | 2014-04-29 | Resistive random access memory cells having shared electrodes with transistor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/264,280 US9178000B1 (en) | 2014-04-29 | 2014-04-29 | Resistive random access memory cells having shared electrodes with transistor devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150311257A1 true US20150311257A1 (en) | 2015-10-29 |
US9178000B1 US9178000B1 (en) | 2015-11-03 |
Family
ID=54335515
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/264,280 Expired - Fee Related US9178000B1 (en) | 2014-04-29 | 2014-04-29 | Resistive random access memory cells having shared electrodes with transistor devices |
Country Status (1)
Country | Link |
---|---|
US (1) | US9178000B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150349253A1 (en) * | 2013-02-07 | 2015-12-03 | Peking University | Highly Reliable Nonvolatile Memory and Manufacturing Method Thereof |
TWI584508B (en) * | 2015-10-22 | 2017-05-21 | 華邦電子股份有限公司 | Rram device and method for manufacturing the same |
FR3045938A1 (en) * | 2015-12-22 | 2017-06-23 | Commissariat Energie Atomique | INTEGRATED CIRCUIT COINTEGRATING A FET TRANSISTOR AND A RRAM MEMORY POINT |
WO2017119752A1 (en) * | 2016-01-08 | 2017-07-13 | 한국표준과학연구원 | Non-volatile memory device and method for manufacturing same |
US10374039B1 (en) * | 2018-04-25 | 2019-08-06 | International Business Machines Corporation | Enhanced field bipolar resistive RAM integrated with FDSOI technology |
US11588102B2 (en) * | 2016-09-02 | 2023-02-21 | Intel Corporation | Semiconductor material for resistive random access memory |
US11810854B2 (en) * | 2019-05-15 | 2023-11-07 | Tokyo Electron Limited | Multi-dimensional vertical switching connections for connecting circuit elements |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102491538B1 (en) | 2016-11-30 | 2023-01-20 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
CN109671736B (en) | 2017-10-13 | 2022-09-27 | 联华电子股份有限公司 | Semiconductor structure and manufacturing method thereof |
CN109686753B (en) | 2017-10-18 | 2022-01-11 | 联华电子股份有限公司 | Semiconductor structure and manufacturing method thereof |
CN109698213A (en) | 2017-10-20 | 2019-04-30 | 联华电子股份有限公司 | Semiconductor structure and preparation method thereof |
US10580977B2 (en) | 2018-07-24 | 2020-03-03 | International Business Machines Corporation | Tightly integrated 1T1R ReRAM for planar technology |
US10651378B1 (en) | 2018-10-25 | 2020-05-12 | International Business Machines Corporation | Resistive random-access memory |
US11233091B2 (en) | 2019-03-04 | 2022-01-25 | International Business Machines Corporation | Resistive memory cell having a single fin |
US11189661B2 (en) | 2019-09-05 | 2021-11-30 | International Business Machines Corporation | FinFET 2T2R RRAM |
US10879308B1 (en) | 2019-09-19 | 2020-12-29 | International Business Machines Corporation | Stacked nanosheet 4T2R unit cell for neuromorphic computing |
US11646079B2 (en) * | 2020-08-26 | 2023-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory cell including programmable resistors with transistor components |
US11605673B2 (en) | 2020-12-09 | 2023-03-14 | International Business Machines Corporation | Dual resistive random-access memory with two transistors |
US11551750B2 (en) | 2020-12-11 | 2023-01-10 | International Business Machines Corporation | Enhanced state dual memory cell |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6801448B2 (en) * | 2002-11-26 | 2004-10-05 | Sharp Laboratories Of America, Inc. | Common bit/common source line high density 1T1R R-RAM array |
US7176064B2 (en) * | 2003-12-03 | 2007-02-13 | Sandisk 3D Llc | Memory cell comprising a semiconductor junction diode crystallized adjacent to a silicide |
US8766224B2 (en) * | 2006-10-03 | 2014-07-01 | Hewlett-Packard Development Company, L.P. | Electrically actuated switch |
JP4088323B1 (en) * | 2006-12-06 | 2008-05-21 | シャープ株式会社 | Nonvolatile semiconductor memory device |
US7539039B2 (en) | 2007-02-28 | 2009-05-26 | Qimonda Ag | Integrated circuit having a resistive switching device |
US20100109085A1 (en) * | 2008-11-05 | 2010-05-06 | Seagate Technology Llc | Memory device design |
JP4956598B2 (en) | 2009-02-27 | 2012-06-20 | シャープ株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US8216862B2 (en) * | 2010-03-16 | 2012-07-10 | Sandisk 3D Llc | Forming and training processes for resistance-change memory cell |
US8723154B2 (en) | 2010-09-29 | 2014-05-13 | Crossbar, Inc. | Integration of an amorphous silicon resistive switching device |
US8440990B2 (en) | 2011-06-09 | 2013-05-14 | Intermolecular, Inc. | Nonvolatile memory device having an electrode interface coupling region |
-
2014
- 2014-04-29 US US14/264,280 patent/US9178000B1/en not_active Expired - Fee Related
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150349253A1 (en) * | 2013-02-07 | 2015-12-03 | Peking University | Highly Reliable Nonvolatile Memory and Manufacturing Method Thereof |
US9379322B2 (en) * | 2013-02-07 | 2016-06-28 | Peking University | Highly reliable nonvolatile memory and manufacturing method thereof |
TWI584508B (en) * | 2015-10-22 | 2017-05-21 | 華邦電子股份有限公司 | Rram device and method for manufacturing the same |
FR3045938A1 (en) * | 2015-12-22 | 2017-06-23 | Commissariat Energie Atomique | INTEGRATED CIRCUIT COINTEGRATING A FET TRANSISTOR AND A RRAM MEMORY POINT |
US9831288B2 (en) | 2015-12-22 | 2017-11-28 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Integrated circuit cointegrating a FET transistor and a RRAM memory point |
WO2017119752A1 (en) * | 2016-01-08 | 2017-07-13 | 한국표준과학연구원 | Non-volatile memory device and method for manufacturing same |
US11588102B2 (en) * | 2016-09-02 | 2023-02-21 | Intel Corporation | Semiconductor material for resistive random access memory |
US10374039B1 (en) * | 2018-04-25 | 2019-08-06 | International Business Machines Corporation | Enhanced field bipolar resistive RAM integrated with FDSOI technology |
US11810854B2 (en) * | 2019-05-15 | 2023-11-07 | Tokyo Electron Limited | Multi-dimensional vertical switching connections for connecting circuit elements |
Also Published As
Publication number | Publication date |
---|---|
US9178000B1 (en) | 2015-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9178000B1 (en) | Resistive random access memory cells having shared electrodes with transistor devices | |
US9178148B2 (en) | Resistive random access memory cell having three or more resistive states | |
US9246094B2 (en) | Stacked bi-layer as the low power switchable RRAM | |
US8895949B2 (en) | Nonvolatile memory device using a varistor as a current limiter element | |
US9129894B2 (en) | Embedded nonvolatile memory elements having resistive switching characteristics | |
US8901530B2 (en) | Nonvolatile memory device using a tunnel oxide as a passive current steering element | |
US20140175360A1 (en) | Bilayered Oxide Structures for ReRAM Cells | |
US9177998B2 (en) | Method of forming an asymmetric MIMCAP or a Schottky device as a selector element for a cross-bar memory array | |
US20140036605A1 (en) | Resistive switching for non volatile memory device using an integrated breakdown element | |
US9246087B1 (en) | Electron barrier height controlled interfaces of resistive switching layers in resistive random access memory cells | |
US9269902B2 (en) | Embedded resistors for resistive random access memory cells | |
US20150188039A1 (en) | Embedded Resistors with Oxygen Gettering Layers | |
US8912518B2 (en) | Resistive random access memory cells having doped current limiting layers | |
US9006696B2 (en) | Metal aluminum nitride embedded resistors for resistive random memory access cells | |
US8981327B1 (en) | Carbon-doped silicon based selector element | |
US9231203B1 (en) | Doped narrow band gap nitrides for embedded resistors of resistive random access memory cells | |
US20140175362A1 (en) | Limited Maximum Fields of Electrode-Switching Layer Interfaces in Re-RAM Cells | |
US9177916B1 (en) | Amorphous silicon doped with fluorine for selectors of resistive random access memory cells | |
US20150179930A1 (en) | Schottky Barriers for Resistive Random Access Memory Cells | |
US9425389B2 (en) | Doped ternary nitride embedded resistors for resistive random access memory cells | |
US8975610B1 (en) | Silicon based selector element | |
US9178152B2 (en) | Metal organic chemical vapor deposition of embedded resistors for ReRAM cells | |
US20150187841A1 (en) | Method of forming current-programmable inline resistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERMOLECULAR, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NARDI, FEDERICO;CLARKE, RYAN;WANG, YUN;SIGNING DATES FROM 20140416 TO 20140418;REEL/FRAME:032803/0355 |
|
AS | Assignment |
Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MINVIELLE, TIM;REEL/FRAME:034884/0061 Effective date: 20150203 Owner name: INTERMOLECULAR, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MINVIELLE, TIM;REEL/FRAME:034884/0061 Effective date: 20150203 Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MINVIELLE, TIM;REEL/FRAME:034884/0061 Effective date: 20150203 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231103 |