US20150286768A1 - Routing Standard Cell-Based Integrated Circuits - Google Patents
Routing Standard Cell-Based Integrated Circuits Download PDFInfo
- Publication number
- US20150286768A1 US20150286768A1 US14/246,544 US201414246544A US2015286768A1 US 20150286768 A1 US20150286768 A1 US 20150286768A1 US 201414246544 A US201414246544 A US 201414246544A US 2015286768 A1 US2015286768 A1 US 2015286768A1
- Authority
- US
- United States
- Prior art keywords
- routing
- cell
- height
- bypass
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013461 design Methods 0.000 claims abstract description 110
- 239000002184 metal Substances 0.000 claims description 38
- 238000000034 method Methods 0.000 claims description 25
- 239000004065 semiconductor Substances 0.000 claims description 22
- 230000009467 reduction Effects 0.000 claims description 11
- 238000003780 insertion Methods 0.000 claims description 7
- 230000037431 insertion Effects 0.000 claims description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 238000009792 diffusion process Methods 0.000 claims description 4
- 238000010276 construction Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 15
- 238000003860 storage Methods 0.000 description 13
- 235000012431 wafers Nutrition 0.000 description 12
- 230000008569 process Effects 0.000 description 10
- 238000012545 processing Methods 0.000 description 10
- 238000004590 computer program Methods 0.000 description 8
- 230000003542 behavioural effect Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- 238000003786 synthesis reaction Methods 0.000 description 5
- 238000012795 verification Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 238000004458 analytical method Methods 0.000 description 3
- 230000006399 behavior Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 235000013599 spices Nutrition 0.000 description 1
Images
Classifications
-
- G06F17/5077—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G06F17/5081—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/06—Power analysis or power optimisation
-
- G06F2217/06—
-
- G06F2217/78—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates to creating multi-height routing cells and using the multi-height routing cells to resolve routing congestion in a standard cell design floorplan.
- Standard cell integrated circuit design involves several steps such as system-level design, design description conversion/verification, logic synthesis, and physical design.
- System-level design involves creating a behavioral, or functional specification, which may utilize a variety of languages and tools such as C/C++ models, Transaction Level Models (TLM), etc.
- the design description conversion/verification process commonly known as register transfer level (RTL) design and verification, converts the functional specification into a description that describes the behavior of the electronic circuit at a register level on a per clock cycle basis. This process involves verifying a compiled version of the design description to ensure proper design behavior.
- the logic synthesis stage involves using a standard cell library to transform the RTL design into a technology-dependent gate level netlist that includes standard cell instances and port connection information.
- the physical design process uses the gate level netlist to place standard cell instances on a design floorplan and route the design by placing wire segment objects to connect the standard cell instances according to connection data such as the port connection information.
- the design floor plan is typically based upon a semiconductor process technology corresponding to the standard cell library used to create the design.
- a semiconductor wafer's “first” metal layer referred to as a “metal 1 layer,” also includes power rails that run in parallel to power the standard cell circuitry.
- the place and route design tool typically routes connections around these power rails that, in turn, creates routing congestion areas, or “hot spots,” on the metal 1 layer from a high concentration of routing connections.
- FIG. 1 is a diagram depicting one example of a design tool system that utilizes multi-height routing cells to reduce routing congestion during a place and route stage of a standard cell design;
- FIG. 2 is a diagram depicting one example of a design floorplan using a multi-height routing cell to provide an electrical connection underneath an obstructing power rail;
- FIG. 3 is a diagram depicting one example of a cross-section of a multi-height routing cell
- FIG. 4 is a flowchart depicting one example of using multi-height routing cells during integrated circuit floorplanning to reduce routing congestion
- FIG. 5 is a diagram depicting one example of a standard cell library that includes multiple versions of multi-height routing cells
- FIG. 6 is a flowchart showing one example of steps taken to create a multi-height routing cell.
- FIG. 7 is a diagram depicting one example if information included in a multi-height routing cell library file.
- the multi-height routing cell includes a bypass connection, or “tunnel,” that routes a signal through a non-routing layer and under an impeding power rail.
- the multi-height routing cell includes bypass connectors on both sides of the bypass connection that provide connection points for which to connect standard cells on opposite sides of the impeding power rail. As such, the multi-height routing cell provides a route underneath the impeding power rail and, in turn, reducing routing congestion in the standard cell design floorplan.
- FIG. 1 is a diagram depicting one example of a design tool system that utilizes multi-height routing cells to reduce routing congestion during a place and route stage of a standard cell design.
- design tool system 100 includes processor(s) and/or design tool circuitry.
- Design tool system 100 includes system modules 110 , 120 , and 130 that execute steps in a standard cell design flow, such as an EDA (Electronic Design Automation) design flow.
- EDA Electronic Design Automation
- EDA utilizes a set of synthesis, verification, and test tools that check an integrated circuit system design, translate the corrected system design to a register-transfer level (RTL) description, and then proceed through synthesis and verification stages at the gate level to produce a physical design described in graphics data system II (GDS II) format, which a mask fabrication facility uses to generate masks configured to create the integrated circuit on a semiconductor wafer.
- RTL register-transfer level
- GDS II graphics data system II
- Behavioral design system module 110 generates behavioral design data based on an integrated circuit design specification located in design store 160 .
- the behavioral design data includes, for example, behavioral algorithms or code that describes system behavior of the integrated circuit.
- RTL (register transfer level) design system module 120 transforms the behavioral design data into an RTL description that describes data flow at a register level on a per clock cycle basis.
- Logic synthesis system module 130 transforms the RTL description into a technology-dependent netlist based upon standard cell library 180 located in library store 170 .
- the netlist includes functional standard cell instances (e.g., flip-flops, NAND gates, inverters, etc.) and port connection information that describes electrical connections between the standard cell instances.
- Place and route system module 140 uses the netlist to place the standard cell instances on a design floorplan and perform a “first pass” routing to place wire segment objects on the design floor plan based upon the port connection information that connect the standard cell instances.
- a design floorplan of an integrated circuit is a schematic representation of tentative placement of its major functional blocks (e.g., flip-flops, NAND gates, etc.).
- wire segment objects are objects placed on a design floor plan
- wire segments are the metal placed on a semiconductor wafer corresponding to the wire segment objects.
- the design floorplan includes object placement information for multiple masks to generate multiple “layers” on a semiconductor wafer.
- Semiconductor wafers typically include several metal layers for routing wire segments.
- the first metal layer, “metal 1 layer”, also includes power rails that typically run parallel to each other and provide power to standard cell circuitry (see power rails 210 , 215 , 220 in FIG. 2 ). Although these power rails are essential, they can also be obstructions during the routing process to connect standard cell instances.
- place and route system module 140 employs congestion reduction sub-system 145 to resolve the routing congestion area.
- Place and route system module 140 may specify routing congestion areas as those areas that include design rule check (DRC) violations exceeding a pre-defined threshold.
- Place and route system module 140 may also specify a routing congestion area as an area that is densely routed where some routes are “pushed” out and made longer (circuitous routes) such that timing is adversely affected.
- DRC design rule check
- Congestion reduction sub-system 145 performs steps to insert multi-height routing cell 185 included in standard cell library 180 in routing congestion areas to provide a routing “tunnel” underneath an obstructing power rail through a non-routing layer.
- FIG. 3 shows a cross-section view of multi-height routing cell 185 .
- multi-height routing cell 185 includes bypass connection 260 , which routes underneath power rail 215 through non-routing layer 320 .
- Multi-height routing cell 185 also includes bypass connectors 250 and 270 on routing layer 300 (metal 1 layer) that electrically connect bypass connection 260 to metal wire objects on opposite sides of power rail 215 .
- FIG. 1 layer routing layer 300
- FIG. 2 illustrates a top-down view of multi-height routing cell 185 showing bypass connector 250 electrically coupled to inverter 230 through wire 235 , and bypass connector 270 electrically coupled to inverter 240 through wire 245 .
- inverter 230 is electrically coupled to inverter 240 via bypass connection 260 included in multi-height routing cell 185 (discussed in more detail below).
- place and route system module 140 performs a “second pass” routing using the inserted multi-height routing cells 185 (see FIG. 4 and corresponding text for further details) to create routing on the design floorplan that is absent of routing congestion areas.
- place and route system module 140 generates a physical netlist that includes timing delay information (e.g., parasitics) such as wire loading (capacitances, resistances), fan outs, etc., which timing optimizer system module 150 utilizes to perform timing optimization.
- timing delay information e.g., parasitics
- wire loading capacitors, resistances
- fan outs etc.
- timing optimizer system module 150 resolves any timing issues, which may include recursive passes through various system modules discussed above, design tool system 100 creates mask layer data that includes information necessary to create wafer masks.
- Mask fabrication facility 190 receives the mask layer data and creates masks from the mask layer data, that, in turn, a semiconductor facility uses to create an integrated circuit on a semiconductor wafer.
- FIG. 2 is a diagram depicting one example of a design floorplan that uses a multi-height routing cell to provide a connection underneath an obstructing power rail.
- Design floor plan 200 includes various power rails ( 210 , 215 , and 220 ).
- Metal 1 routing layers on an integrated circuit typically include numerous power rails that traverse parallel to each another. However, routing around the power rails to connect functional standard cells (inverters, flip-flops, NAND gates, NOR gates, etc.) together creates congested areas, or hot spots.
- congestion reduction sub-system 140 places multi-height routing cell 185 on design floorplan 200 to route “underneath” power rail 215 .
- Multi-height routing cell 185 includes bypass connector 250 , bypass connection 260 , and bypass connector 270 .
- Wire segment object 235 couples inverter 230 to bypass connector 250 .
- Bypass connector 250 is coupled to bypass connection 260 and bypass connector 270 (see FIG. 3 and corresponding text for further details).
- bypass connector 270 is coupled to inverter 240 through wire segment object 245 .
- inverter 230 is coupled to inverter 240 through multi-height routing cell 185 .
- standard cell library 180 includes multiple versions of multi-height routing cells, each of which having different placements of bypass connectors 250 and 270 (see FIG. 5 and corresponding text for further details).
- congestion reduction sub-system 145 selects a version of multi-height routing cell 185 that best fits design floorplan 200 (see FIGS. 4 , 5 , and corresponding text for further details).
- FIG. 3 is a diagram depicting one example of a cross-section of a multi-height routing cell.
- Multi-height routing cell 185 includes objects on routing layer 300 (metal 1 layer) and non-routing layer 320 (e.g., polysilicon layer).
- a semiconductor fabrication process places insulation layer 310 on a wafer to insulate routing layer 300 from non-routing layer 320 .
- Multi-height routing cell 185 includes bypass connector 250 and bypass connector 270 to connect to wire object segments (discussed above).
- Multi-height routing cell 185 also includes power rail segment objects 330 , 340 , and 350 that provide an electrical connection to the power rails of adjacent cells when multi-height routing cell 185 is placed inline on design floorplan 200 (power rails 210 , 215 , and 220 , see FIG. 2 and corresponding text for further details).
- standard cell library 180 may include multiple versions of a multi-height routing cell, which may include a VSS power rail (e.g., ground) on the edges and a VDD power rail (e.g., positive voltage) in the center.
- VSS power rail e.g., ground
- VDD power rail e.g., positive voltage
- multi-height routing cell may utilize more than one routing layer.
- bypass connector 250 may reside on metal 1 layer and bypass connector 270 may reside on metal 2 layer and traverse through metal 1 layer to couple to bypass connection 260 .
- bypass connectors 250 and 270 may both reside on metal 2 layer and traverse through metal 1 layer to couple to bypass connection 260 .
- FIG. 4 is a flowchart depicting one example of utilizing multi-height routing cells during integrated circuit floorplanning to reduce routing congestion. Processing commences at 400 , whereupon a design tool generates a gate-level netlist that includes standard cell instances and port connections ( 405 ). For example, block 405 encompasses steps taken by system modules 110 , 120 , and 130 shown in FIG. 1 .
- the design tool places standard cell instances on design floorplan 200 according to the generated gate-level netlist.
- the design tool inserts power rails on routing layers (e.g., metal 1 layer) and routes the design accordingly by placing wire segment objects on design floorplan 200 .
- the design tool locates routing congestion areas (“hot spots”) at 420 .
- the design tool locates hot spots by the density of routing violations using techniques such as physical Design Rule Checks (DRCs) and electrical DRCs.
- DRCs for routing include shorts from different signals shorted together in a routing layer or spacing violations when signals get too close to other objects (e.g. routes) where manufacturing problems could arise.
- DRC violations are identified throughout the design and may be displayed to developers as markers on a physical image of the design. A high density of these DRC markers within an area are tagged by the design tool as a “routing congestion area.”
- the design tool “clears” the located routing congestion areas on the design floorplan in order to have a clean floorplan from which to start re-routing the design using multi-height routing cells.
- the design tool e.g., congestion reduction sub-system 145
- the design tool routes the design based on special temporary LEF (library exchange file) policies, which allows wire segment objects temporarily placed perpendicularly across potential power rail locations ( 435 ).
- LEF library exchange file
- Perpendicular metal wire routing is typically not permitted because the wires would cross over a power rail. Perpendicular wire segment object routing is permitted at this point, however, in order to identify areas to replace perpendicular wire segment objects with multi-height routing cells (discussed below).
- the design tool executes a script to replace the temporary wire segment objects that cross locations at which power rails will reside with multi-height routing cells.
- each wire segment object is made up of one or more straight line net segments and the design tool recognizes the exact location of these net segments.
- the script determines if a net segment would short with a location of a power rail and replaces the net segment with a multi-height routing cell.
- the design tool connects the multi-height routing cells to other standard cell instances accordingly (e.g., inserts wire objects 235 and 245 shown in FIG. 2 ).
- the design tool adds new power rails back into the design floorplan, which couple to power rail segments included in the multi-height routing cells to form a complete power rail connection.
- the design tool generates a netlist and performs timing analysis based upon the netlist.
- the design tool uses timing values stored in the standard cell library corresponding to the multi-height routing cells. Timing values for signals traversing through a multi-height routing cell may be slightly different than signals traversing through a metal wire segment (see FIG. 6 and corresponding text for further details).
- the design tool generates mask layer data (e.g., GDS II formatted) that incorporates the multi-height routing cells ( 455 ).
- Mask fabrication facility 190 at 460 , generates masks from the mask layer data that include a mask for a non-routing layer to create bypass connections.
- a semiconductor facility creates semiconductor wafers using the masks and, in one embodiment, a packaging facility packages wafer die from the semiconductor wafer into individual integrated circuit components. Processing ends at 470 .
- FIG. 5 is a diagram depicting one example of a standard cell library that includes multiple versions of multi-height routing cells.
- Cells 185 and 500 include VDD (e.g., positive voltage) power rail segments on the edges and a VSS (e.g., ground) power rail segment in the center, whereas cells 510 and 520 included VSS power rail segments on the edges and a VDD power rail segment in the center.
- Cell 185 includes both bypass connectors close to the center power rail segment and cell 500 includes one bypass connector close to the center power rail segment and another bypass connector further away from the power rail segment.
- Congestion reduction sub-system 140 selects particular multi-height routing cells in standard cell library 180 to include in a design floorplan based upon the power rail segment locations and adjoining standard cell connections for which to connect. For example, FIG. 2 shows that inverter 230 's connection and inverter 240 's connection are close to power rail 215 . As such, congestion reduction sub-system 145 selected multi-height routing cell 185 that includes bypass connectors in similar locations to inverter 230 's and 245 's connection in order to use “horizontal” wire segment objects to connect the inverter connections to the multi-height routing cell connections.
- Cell 510 includes an extended bypass connection in a non-routing layer and cell 520 includes metal routing segments on metal layer 1 and a small bypass connection underneath the middle power rail segment in the non-routing layer.
- congestion reduction sub-system 145 selects cell 520 instead of cell 510 for timing purposes because signals typically pass through metal 1 routing faster than through bypass connections.
- cell 520 may be chosen over cell 510 because more of the bypass connector is implemented using a routing layer (e.g. metal 1), which is generally a superior conductor to a non-routing layer.
- a routing layer e.g. metal 1
- the local density of routing layer e.g.
- a multi-height routing cell may include a signal buffer coupled to the bypass connection in order to “boost” the signal through the non-routing layer.
- FIG. 6 is a flowchart showing one example of steps taken to create a multi-height routing cell. Processing commences at 600 , whereupon a model generator (e.g., Tcl script executing inside a library compiler EDA tool) selects “track” locations for bypass connectors ( 610 ). In one embodiment, each area between power rails may be segmented into three tracks. For example, bypass connector 250 's location may correspond to a “track 1” location and bypass connector 270 's location may correspond to a “track 3” location.
- a model generator e.g., Tcl script executing inside a library compiler EDA tool
- the model generator creates a bypass connection in a non-routing layer between the bypass connector locations.
- the model generator creates a metal segment on a routing layer in order to have a shorter bypass connector (e.g., cell 520 shown in FIG. 5 ).
- the model generator creates EDA (electronic design automation) models of the multi-height routing cell.
- the EDA models include functional models, timing models, physical models, power models, test models, and may include other models required by a standard cell design flow.
- the timing models are generated by characterizing the bypass connector circuit across process, temperature and process variations using a circuit simulator such as a SPICE simulator.
- the models are stored in standard cell library 180 at 640 and processing ends at 650 .
- a design tool system performs a first route of standard cells on a design floorplan corresponding to an integrated circuit design.
- the first route creates a routing congestion area that has an amount of routing violations exceeding a pre-defined threshold.
- the design tool system places a multi-height routing cell on the design floorplan that includes a bypass connection corresponding to a non-routing layer of the integrated circuit, which couples a first bypass connector to a second bypass connector.
- the design tool system connects the multi-height routing cell to a first standard cell and a second standard cell, which results in the first standard cell coupled to the second standard cell through the multi-height routing cell.
- the design tool system generates mask layer data that incorporates the multi-height routing cell and is configured to generate masks for construction of the integrated circuit.
- the routing congestion area comprises power rails and signal routes from the first route.
- the design tool system removes the power rails and the signal routes from the routing congestion area and performs a second route using routing constraints that allow insertion of a temporary routing segment across a prior location of one of the removed power rails.
- the design tool system then replaces the temporary routing segment with the multi-height routing cell.
- the design tool system adds new power rails to the design floorplan subsequent to the insertion of the multi-height routing cell.
- one of the new power rails couples to a power rail segment in the multi-height routing cell and the bypass connection traverses underneath the power rail segment.
- the first bypass connector and the second bypass connector are in the multi-height routing cell and correspond to a routing layer of the integrated circuit.
- the routing layer corresponds to a metal 1 layer of the integrated circuit and the non-routing layer is a polysilicon layer or a diffusion layer of the integrated circuit.
- the bypass connection is included in a functional standard cell such as a NAND cell, a NOR cell, a latch cell, an inverter cell, an AND cell, or an OR cell.
- the multi-height routing cell includes a signal buffer coupled to the bypass connection.
- the multi-height routing cell includes more than two metal layers corresponding to the integrated circuit.
- the multi-height routing cell includes a metal routing segment corresponding to the routing layer that couples the bypass connection to the first bypass connector.
- the design tool system inserts the multi-height routing cell during a place and route stage of an automated standard cell design flow.
- aspects of the present disclosure may be embodied as a system, method or computer program product. Accordingly, aspects of the present disclosure may take the form of an entirely hardware embodiment, a software embodiment (including firmware, resident software, micro-code, etc.), including processing circuitry for executing thereof, or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, aspects of the present disclosure may take the form of a computer program product embodied in one or more computer readable medium(s) having computer readable program code embodied thereon.
- a computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
- a computer readable storage medium may be any tangible medium that can contain, or store a program, in a non-transitory fashion, for use by or in connection with an instruction execution system, apparatus, or device.
- Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
- Computer program code for carrying out operations for aspects of the present disclosure may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages.
- the program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server.
- the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
- LAN local area network
- WAN wide area network
- Internet Service Provider for example, AT&T, MCI, Sprint, EarthLink, MSN, GTE, etc.
- These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
- the computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
- FIG. 7 illustrates information handling system 700 , which is a simplified example of a computer system capable of performing the computing operations described herein.
- Information handling system 700 includes one or more processors 710 coupled to processor interface bus 712 .
- Processor interface bus 712 connects processors 710 to Northbridge 715 , which is also known as the Memory Controller Hub (MCH).
- Northbridge 715 connects to system memory 720 and provides a means for processor(s) 710 to access the system memory.
- Graphics controller 725 also connects to Northbridge 715 .
- PCI Express bus 718 connects Northbridge 715 to graphics controller 725 .
- Graphics controller 725 connects to display device 730 , such as a computer monitor.
- Northbridge 715 and Southbridge 735 connect to each other using bus 719 .
- the bus is a Direct Media Interface (DMI) bus that transfers data at high speeds in each direction between Northbridge 715 and Southbridge 735 .
- a Peripheral Component Interconnect (PCI) bus connects the Northbridge and the Southbridge.
- Southbridge 735 also known as the I/O Controller Hub (ICH) is a chip that generally implements capabilities that operate at slower speeds than the capabilities provided by the Northbridge.
- Southbridge 735 typically provides various busses used to connect various components. These busses include, for example, PCI and PCI Express busses, an ISA bus, a System Management Bus (SMBus or SMB), and/or a Low Pin Count (LPC) bus.
- PCI and PCI Express busses an ISA bus
- SMB System Management Bus
- LPC Low Pin Count
- the LPC bus often connects low-bandwidth devices, such as boot ROM 796 and “legacy” I/O devices (using a “super I/O” chip).
- the “legacy” I/O devices ( 798 ) can include, for example, serial and parallel ports, keyboard, mouse, and/or a floppy disk controller.
- the LPC bus also connects Southbridge 735 to Trusted Platform Module (TPM) 795 .
- TPM Trusted Platform Module
- Other components often included in Southbridge 735 include a Direct Memory Access (DMA) controller, a Programmable Interrupt Controller (PIC), and a storage device controller, which connects Southbridge 735 to nonvolatile storage device 785 , such as a hard disk drive, using bus 784 .
- DMA Direct Memory Access
- PIC Programmable Interrupt Controller
- storage device controller which connects Southbridge 735 to nonvolatile storage device 785 , such as a hard disk drive, using bus 784 .
- ExpressCard 755 is a slot that connects hot-pluggable devices to the information handling system.
- ExpressCard 755 supports both PCI Express and USB connectivity as it connects to Southbridge 735 using both the Universal Serial Bus (USB) the PCI Express bus.
- Southbridge 735 includes USB Controller 740 that provides USB connectivity to devices that connect to the USB. These devices include webcam (camera) 750 , infrared (IR) receiver 748 , keyboard and trackpad 744 , and Bluetooth device 746 , which provides for wireless personal area networks (PANs).
- webcam camera
- IR infrared
- keyboard and trackpad 744 keyboard and trackpad 744
- Bluetooth device 746 which provides for wireless personal area networks (PANs).
- USB Controller 740 also provides USB connectivity to other miscellaneous USB connected devices 742 , such as a mouse, removable nonvolatile storage device 745 , modems, network cards, ISDN connectors, fax, printers, USB hubs, and many other types of USB connected devices. While removable nonvolatile storage device 745 is shown as a USB-connected device, removable nonvolatile storage device 745 could be connected using a different interface, such as a Firewire interface, etcetera.
- Wireless Local Area Network (LAN) device 775 connects to Southbridge 735 via the PCI or PCI Express bus 772 .
- LAN device 775 typically implements one of the IEEE 802.11 standards of over-the-air modulation techniques that all use the same protocol to wireless communicate between information handling system 700 and another computer system or device.
- Optical storage device 790 connects to Southbridge 735 using Serial ATA (SATA) bus 788 .
- Serial ATA adapters and devices communicate over a high-speed serial link.
- the Serial ATA bus also connects Southbridge 735 to other forms of storage devices, such as hard disk drives.
- Audio circuitry 760 such as a sound card, connects to Southbridge 735 via bus 758 .
- Audio circuitry 760 also provides functionality such as audio line-in and optical digital audio in port 762 , optical digital output and headphone jack 764 , internal speakers 766 , and internal microphone 768 .
- Ethernet controller 770 connects to Southbridge 735 using a bus, such as the PCI or PCI Express bus. Ethernet controller 770 connects information handling system 700 to a computer network, such as a Local Area Network (LAN), the Internet, and other public and private computer networks.
- LAN Local Area Network
- the Internet and other public and private computer networks.
- an information handling system may take many forms.
- an information handling system may take the form of a desktop, server, portable, laptop, notebook, or other form factor computer or data processing system.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Evolutionary Computation (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Architecture (AREA)
- Computer Networks & Wireless Communication (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
- The present disclosure relates to creating multi-height routing cells and using the multi-height routing cells to resolve routing congestion in a standard cell design floorplan.
- Standard cell integrated circuit design involves several steps such as system-level design, design description conversion/verification, logic synthesis, and physical design. System-level design involves creating a behavioral, or functional specification, which may utilize a variety of languages and tools such as C/C++ models, Transaction Level Models (TLM), etc. The design description conversion/verification process, commonly known as register transfer level (RTL) design and verification, converts the functional specification into a description that describes the behavior of the electronic circuit at a register level on a per clock cycle basis. This process involves verifying a compiled version of the design description to ensure proper design behavior.
- The logic synthesis stage involves using a standard cell library to transform the RTL design into a technology-dependent gate level netlist that includes standard cell instances and port connection information. The physical design process uses the gate level netlist to place standard cell instances on a design floorplan and route the design by placing wire segment objects to connect the standard cell instances according to connection data such as the port connection information. The design floor plan is typically based upon a semiconductor process technology corresponding to the standard cell library used to create the design.
- Today's semiconductor process technologies use metal layers in a semiconductor wafer to connect the standard cell instances according to the routing results from the physical design stage. A semiconductor wafer's “first” metal layer, referred to as a “
metal 1 layer,” also includes power rails that run in parallel to power the standard cell circuitry. As such, the place and route design tool typically routes connections around these power rails that, in turn, creates routing congestion areas, or “hot spots,” on themetal 1 layer from a high concentration of routing connections. - The present disclosure may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings, wherein:
-
FIG. 1 is a diagram depicting one example of a design tool system that utilizes multi-height routing cells to reduce routing congestion during a place and route stage of a standard cell design; -
FIG. 2 is a diagram depicting one example of a design floorplan using a multi-height routing cell to provide an electrical connection underneath an obstructing power rail; -
FIG. 3 is a diagram depicting one example of a cross-section of a multi-height routing cell; -
FIG. 4 is a flowchart depicting one example of using multi-height routing cells during integrated circuit floorplanning to reduce routing congestion; -
FIG. 5 is a diagram depicting one example of a standard cell library that includes multiple versions of multi-height routing cells; -
FIG. 6 is a flowchart showing one example of steps taken to create a multi-height routing cell; and -
FIG. 7 is a diagram depicting one example if information included in a multi-height routing cell library file. - This disclosure describes a multi-height routing cell and utilization of the multi-height routing in an integrated circuit to reduce routing congestion in a standard cell design floorplan. The multi-height routing cell includes a bypass connection, or “tunnel,” that routes a signal through a non-routing layer and under an impeding power rail. The multi-height routing cell includes bypass connectors on both sides of the bypass connection that provide connection points for which to connect standard cells on opposite sides of the impeding power rail. As such, the multi-height routing cell provides a route underneath the impeding power rail and, in turn, reducing routing congestion in the standard cell design floorplan.
-
FIG. 1 is a diagram depicting one example of a design tool system that utilizes multi-height routing cells to reduce routing congestion during a place and route stage of a standard cell design. In one embodiment,design tool system 100 includes processor(s) and/or design tool circuitry.Design tool system 100 includessystem modules - Behavioral design system module 110 generates behavioral design data based on an integrated circuit design specification located in design store 160. The behavioral design data includes, for example, behavioral algorithms or code that describes system behavior of the integrated circuit. RTL (register transfer level)
design system module 120 transforms the behavioral design data into an RTL description that describes data flow at a register level on a per clock cycle basis. Logicsynthesis system module 130 transforms the RTL description into a technology-dependent netlist based uponstandard cell library 180 located inlibrary store 170. The netlist includes functional standard cell instances (e.g., flip-flops, NAND gates, inverters, etc.) and port connection information that describes electrical connections between the standard cell instances. - Place and
route system module 140 uses the netlist to place the standard cell instances on a design floorplan and perform a “first pass” routing to place wire segment objects on the design floor plan based upon the port connection information that connect the standard cell instances. A design floorplan of an integrated circuit is a schematic representation of tentative placement of its major functional blocks (e.g., flip-flops, NAND gates, etc.). As discussed herein, wire segment objects are objects placed on a design floor plan, and wire segments are the metal placed on a semiconductor wafer corresponding to the wire segment objects. - The design floorplan includes object placement information for multiple masks to generate multiple “layers” on a semiconductor wafer. Semiconductor wafers typically include several metal layers for routing wire segments. The first metal layer, “
metal 1 layer”, also includes power rails that typically run parallel to each other and provide power to standard cell circuitry (seepower rails FIG. 2 ). Although these power rails are essential, they can also be obstructions during the routing process to connect standard cell instances. - Subsequent to the first pass routing discussed above, if place and
route system module 140 detects a routing congestion area, place androute system module 140 employscongestion reduction sub-system 145 to resolve the routing congestion area. Place androute system module 140 may specify routing congestion areas as those areas that include design rule check (DRC) violations exceeding a pre-defined threshold. Place androute system module 140 may also specify a routing congestion area as an area that is densely routed where some routes are “pushed” out and made longer (circuitous routes) such that timing is adversely affected. -
Congestion reduction sub-system 145 performs steps to insertmulti-height routing cell 185 included instandard cell library 180 in routing congestion areas to provide a routing “tunnel” underneath an obstructing power rail through a non-routing layer.FIG. 3 shows a cross-section view ofmulti-height routing cell 185. As can be seen,multi-height routing cell 185 includesbypass connection 260, which routes underneathpower rail 215 throughnon-routing layer 320.Multi-height routing cell 185 also includesbypass connectors metal 1 layer) that electrically connectbypass connection 260 to metal wire objects on opposite sides ofpower rail 215. For example,FIG. 2 illustrates a top-down view ofmulti-height routing cell 185 showingbypass connector 250 electrically coupled to inverter 230 throughwire 235, andbypass connector 270 electrically coupled to inverter 240 throughwire 245. As such,inverter 230 is electrically coupled to inverter 240 viabypass connection 260 included in multi-height routing cell 185 (discussed in more detail below). - Referring back to
FIG. 1 , oncecongestion reduction sub-system 145 insertsmulti-height routing cells 185, place androute system module 140 performs a “second pass” routing using the inserted multi-height routing cells 185 (seeFIG. 4 and corresponding text for further details) to create routing on the design floorplan that is absent of routing congestion areas. In turn, place androute system module 140 generates a physical netlist that includes timing delay information (e.g., parasitics) such as wire loading (capacitances, resistances), fan outs, etc., which timingoptimizer system module 150 utilizes to perform timing optimization. - Once timing
optimizer system module 150 resolves any timing issues, which may include recursive passes through various system modules discussed above,design tool system 100 creates mask layer data that includes information necessary to create wafer masks.Mask fabrication facility 190 receives the mask layer data and creates masks from the mask layer data, that, in turn, a semiconductor facility uses to create an integrated circuit on a semiconductor wafer. -
FIG. 2 is a diagram depicting one example of a design floorplan that uses a multi-height routing cell to provide a connection underneath an obstructing power rail.Design floor plan 200 includes various power rails (210, 215, and 220).Metal 1 routing layers on an integrated circuit typically include numerous power rails that traverse parallel to each another. However, routing around the power rails to connect functional standard cells (inverters, flip-flops, NAND gates, NOR gates, etc.) together creates congested areas, or hot spots. In order to avoid increasing routing congestion to other metal layers (e.g., metal layer 2, 3, etc.),congestion reduction sub-system 140 placesmulti-height routing cell 185 ondesign floorplan 200 to route “underneath”power rail 215. -
Multi-height routing cell 185 includesbypass connector 250,bypass connection 260, andbypass connector 270.Wire segment objet 235 couples inverter 230 tobypass connector 250.Bypass connector 250 is coupled tobypass connection 260 and bypass connector 270 (seeFIG. 3 and corresponding text for further details). And,bypass connector 270 is coupled to inverter 240 throughwire segment object 245. As a result,inverter 230 is coupled toinverter 240 throughmulti-height routing cell 185. In turn, the requirement to route aroundpower rail 215 is avoided. In one embodiment,standard cell library 180 includes multiple versions of multi-height routing cells, each of which having different placements ofbypass connectors 250 and 270 (seeFIG. 5 and corresponding text for further details). In this embodiment,congestion reduction sub-system 145 selects a version ofmulti-height routing cell 185 that best fits design floorplan 200 (seeFIGS. 4 , 5, and corresponding text for further details). -
FIG. 3 is a diagram depicting one example of a cross-section of a multi-height routing cell.Multi-height routing cell 185 includes objects on routing layer 300 (metal 1 layer) and non-routing layer 320 (e.g., polysilicon layer). A semiconductor fabrication process placesinsulation layer 310 on a wafer to insulaterouting layer 300 fromnon-routing layer 320. -
Multi-height routing cell 185 includesbypass connector 250 andbypass connector 270 to connect to wire object segments (discussed above).Multi-height routing cell 185 also includes power rail segment objects 330, 340, and 350 that provide an electrical connection to the power rails of adjacent cells whenmulti-height routing cell 185 is placed inline on design floorplan 200 (power rails 210, 215, and 220, seeFIG. 2 and corresponding text for further details). As shown inFIG. 5 ,standard cell library 180 may include multiple versions of a multi-height routing cell, which may include a VSS power rail (e.g., ground) on the edges and a VDD power rail (e.g., positive voltage) in the center. - In one embodiment, multi-height routing cell may utilize more than one routing layer. For example,
bypass connector 250 may reside onmetal 1 layer andbypass connector 270 may reside on metal 2 layer and traverse throughmetal 1 layer to couple to bypassconnection 260. In another example,bypass connectors metal 1 layer to couple to bypassconnection 260. -
FIG. 4 is a flowchart depicting one example of utilizing multi-height routing cells during integrated circuit floorplanning to reduce routing congestion. Processing commences at 400, whereupon a design tool generates a gate-level netlist that includes standard cell instances and port connections (405). For example, block 405 encompasses steps taken bysystem modules FIG. 1 . - At 410, the design tool places standard cell instances on
design floorplan 200 according to the generated gate-level netlist. At 415, the design tool inserts power rails on routing layers (e.g.,metal 1 layer) and routes the design accordingly by placing wire segment objects ondesign floorplan 200. The design tool locates routing congestion areas (“hot spots”) at 420. In one embodiment, the design tool locates hot spots by the density of routing violations using techniques such as physical Design Rule Checks (DRCs) and electrical DRCs. DRCs for routing include shorts from different signals shorted together in a routing layer or spacing violations when signals get too close to other objects (e.g. routes) where manufacturing problems could arise. DRC violations are identified throughout the design and may be displayed to developers as markers on a physical image of the design. A high density of these DRC markers within an area are tagged by the design tool as a “routing congestion area.” - In one embodiment, the design tool “clears” the located routing congestion areas on the design floorplan in order to have a clean floorplan from which to start re-routing the design using multi-height routing cells. In this embodiment, the design tool (e.g., congestion reduction sub-system 145) deletes wire segment objects (425) and the power rails (430) in the routing congestion areas. Next, the design tool routes the design based on special temporary LEF (library exchange file) policies, which allows wire segment objects temporarily placed perpendicularly across potential power rail locations (435). Perpendicular metal wire routing is typically not permitted because the wires would cross over a power rail. Perpendicular wire segment object routing is permitted at this point, however, in order to identify areas to replace perpendicular wire segment objects with multi-height routing cells (discussed below).
- At 440, the design tool executes a script to replace the temporary wire segment objects that cross locations at which power rails will reside with multi-height routing cells. In one embodiment, each wire segment object is made up of one or more straight line net segments and the design tool recognizes the exact location of these net segments. In this embodiment, the script determines if a net segment would short with a location of a power rail and replaces the net segment with a multi-height routing cell. Once inserted, the design tool connects the multi-height routing cells to other standard cell instances accordingly (e.g., inserts wire objects 235 and 245 shown in
FIG. 2 ). At 445, the design tool adds new power rails back into the design floorplan, which couple to power rail segments included in the multi-height routing cells to form a complete power rail connection. - At 450, the design tool generates a netlist and performs timing analysis based upon the netlist. During the timing analysis, the design tool uses timing values stored in the standard cell library corresponding to the multi-height routing cells. Timing values for signals traversing through a multi-height routing cell may be slightly different than signals traversing through a metal wire segment (see
FIG. 6 and corresponding text for further details). Once timing analysis passes, the design tool generates mask layer data (e.g., GDS II formatted) that incorporates the multi-height routing cells (455). -
Mask fabrication facility 190, at 460, generates masks from the mask layer data that include a mask for a non-routing layer to create bypass connections. At 465, a semiconductor facility creates semiconductor wafers using the masks and, in one embodiment, a packaging facility packages wafer die from the semiconductor wafer into individual integrated circuit components. Processing ends at 470. -
FIG. 5 is a diagram depicting one example of a standard cell library that includes multiple versions of multi-height routing cells.Cells cells Cell 185 includes both bypass connectors close to the center power rail segment andcell 500 includes one bypass connector close to the center power rail segment and another bypass connector further away from the power rail segment. -
Congestion reduction sub-system 140, in one embodiment, selects particular multi-height routing cells instandard cell library 180 to include in a design floorplan based upon the power rail segment locations and adjoining standard cell connections for which to connect. For example,FIG. 2 shows that inverter 230's connection andinverter 240's connection are close topower rail 215. As such,congestion reduction sub-system 145 selectedmulti-height routing cell 185 that includes bypass connectors in similar locations to inverter 230's and 245's connection in order to use “horizontal” wire segment objects to connect the inverter connections to the multi-height routing cell connections. -
Cell 510 includes an extended bypass connection in a non-routing layer andcell 520 includes metal routing segments onmetal layer 1 and a small bypass connection underneath the middle power rail segment in the non-routing layer. In one embodiment,congestion reduction sub-system 145 selectscell 520 instead ofcell 510 for timing purposes because signals typically pass throughmetal 1 routing faster than through bypass connections. For example, when timing concerns may be of greater importance than routing layer density concerns,cell 520 may be chosen overcell 510 because more of the bypass connector is implemented using a routing layer (e.g. metal 1), which is generally a superior conductor to a non-routing layer. In another example where the local density of routing layer (e.g. metal 1) may be of greater importance than timing concerns, cell 520 (or 185 or 500) may be chosen because more of the bypass connector is implemented using a non-routing layer. In another embodiment, a multi-height routing cell may include a signal buffer coupled to the bypass connection in order to “boost” the signal through the non-routing layer. -
FIG. 6 is a flowchart showing one example of steps taken to create a multi-height routing cell. Processing commences at 600, whereupon a model generator (e.g., Tcl script executing inside a library compiler EDA tool) selects “track” locations for bypass connectors (610). In one embodiment, each area between power rails may be segmented into three tracks. For example,bypass connector 250's location may correspond to a “track 1” location andbypass connector 270's location may correspond to a “track 3” location. - At
step 620, the model generator creates a bypass connection in a non-routing layer between the bypass connector locations. In one embodiment, the model generator creates a metal segment on a routing layer in order to have a shorter bypass connector (e.g.,cell 520 shown inFIG. 5 ). The model generator, at 630, creates EDA (electronic design automation) models of the multi-height routing cell. The EDA models include functional models, timing models, physical models, power models, test models, and may include other models required by a standard cell design flow. In one embodiment, the timing models are generated by characterizing the bypass connector circuit across process, temperature and process variations using a circuit simulator such as a SPICE simulator. The models are stored instandard cell library 180 at 640 and processing ends at 650. - According to one embodiment of the present disclosure, a design tool system performs a first route of standard cells on a design floorplan corresponding to an integrated circuit design. The first route creates a routing congestion area that has an amount of routing violations exceeding a pre-defined threshold. To reduce the amount of routing violations, the design tool system places a multi-height routing cell on the design floorplan that includes a bypass connection corresponding to a non-routing layer of the integrated circuit, which couples a first bypass connector to a second bypass connector. The design tool system connects the multi-height routing cell to a first standard cell and a second standard cell, which results in the first standard cell coupled to the second standard cell through the multi-height routing cell. In turn, the design tool system generates mask layer data that incorporates the multi-height routing cell and is configured to generate masks for construction of the integrated circuit.
- According to another embodiment of the present disclosure, the routing congestion area comprises power rails and signal routes from the first route. In this embodiment, the design tool system removes the power rails and the signal routes from the routing congestion area and performs a second route using routing constraints that allow insertion of a temporary routing segment across a prior location of one of the removed power rails. The design tool system then replaces the temporary routing segment with the multi-height routing cell. In turn, the design tool system adds new power rails to the design floorplan subsequent to the insertion of the multi-height routing cell. In this embodiment, one of the new power rails couples to a power rail segment in the multi-height routing cell and the bypass connection traverses underneath the power rail segment.
- According to yet another embodiment of the present disclosure, the first bypass connector and the second bypass connector are in the multi-height routing cell and correspond to a routing layer of the integrated circuit. According to yet another embodiment of the present disclosure, the routing layer corresponds to a
metal 1 layer of the integrated circuit and the non-routing layer is a polysilicon layer or a diffusion layer of the integrated circuit. - According to yet another embodiment of the present disclosure, the bypass connection is included in a functional standard cell such as a NAND cell, a NOR cell, a latch cell, an inverter cell, an AND cell, or an OR cell. According to yet another embodiment of the present disclosure, the multi-height routing cell includes a signal buffer coupled to the bypass connection. According to yet another embodiment of the present disclosure, the multi-height routing cell includes more than two metal layers corresponding to the integrated circuit. According to yet another embodiment of the present disclosure, the multi-height routing cell includes a metal routing segment corresponding to the routing layer that couples the bypass connection to the first bypass connector. According to yet another embodiment of the present disclosure, the design tool system inserts the multi-height routing cell during a place and route stage of an automated standard cell design flow.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.
- As will be appreciated by one skilled in the art, aspects of the present disclosure may be embodied as a system, method or computer program product. Accordingly, aspects of the present disclosure may take the form of an entirely hardware embodiment, a software embodiment (including firmware, resident software, micro-code, etc.), including processing circuitry for executing thereof, or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, aspects of the present disclosure may take the form of a computer program product embodied in one or more computer readable medium(s) having computer readable program code embodied thereon.
- Any combination of one or more computer readable storage medium(s) may be utilized. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store a program, in a non-transitory fashion, for use by or in connection with an instruction execution system, apparatus, or device.
- Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
- Computer program code for carrying out operations for aspects of the present disclosure may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
- Aspects of the present disclosure are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the disclosure. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
- These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
- The computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
-
FIG. 7 illustratesinformation handling system 700, which is a simplified example of a computer system capable of performing the computing operations described herein.Information handling system 700 includes one ormore processors 710 coupled toprocessor interface bus 712.Processor interface bus 712 connectsprocessors 710 toNorthbridge 715, which is also known as the Memory Controller Hub (MCH).Northbridge 715 connects tosystem memory 720 and provides a means for processor(s) 710 to access the system memory.Graphics controller 725 also connects toNorthbridge 715. In one embodiment,PCI Express bus 718 connectsNorthbridge 715 tographics controller 725.Graphics controller 725 connects to displaydevice 730, such as a computer monitor. -
Northbridge 715 andSouthbridge 735 connect to each other usingbus 719. In one embodiment, the bus is a Direct Media Interface (DMI) bus that transfers data at high speeds in each direction betweenNorthbridge 715 andSouthbridge 735. In another embodiment, a Peripheral Component Interconnect (PCI) bus connects the Northbridge and the Southbridge.Southbridge 735, also known as the I/O Controller Hub (ICH) is a chip that generally implements capabilities that operate at slower speeds than the capabilities provided by the Northbridge.Southbridge 735 typically provides various busses used to connect various components. These busses include, for example, PCI and PCI Express busses, an ISA bus, a System Management Bus (SMBus or SMB), and/or a Low Pin Count (LPC) bus. The LPC bus often connects low-bandwidth devices, such asboot ROM 796 and “legacy” I/O devices (using a “super I/O” chip). The “legacy” I/O devices (798) can include, for example, serial and parallel ports, keyboard, mouse, and/or a floppy disk controller. The LPC bus also connectsSouthbridge 735 to Trusted Platform Module (TPM) 795. Other components often included inSouthbridge 735 include a Direct Memory Access (DMA) controller, a Programmable Interrupt Controller (PIC), and a storage device controller, which connectsSouthbridge 735 tononvolatile storage device 785, such as a hard disk drive, usingbus 784. -
ExpressCard 755 is a slot that connects hot-pluggable devices to the information handling system.ExpressCard 755 supports both PCI Express and USB connectivity as it connects toSouthbridge 735 using both the Universal Serial Bus (USB) the PCI Express bus.Southbridge 735 includes USB Controller 740 that provides USB connectivity to devices that connect to the USB. These devices include webcam (camera) 750, infrared (IR)receiver 748, keyboard andtrackpad 744, andBluetooth device 746, which provides for wireless personal area networks (PANs). USB Controller 740 also provides USB connectivity to other miscellaneous USB connecteddevices 742, such as a mouse, removable nonvolatile storage device 745, modems, network cards, ISDN connectors, fax, printers, USB hubs, and many other types of USB connected devices. While removable nonvolatile storage device 745 is shown as a USB-connected device, removable nonvolatile storage device 745 could be connected using a different interface, such as a Firewire interface, etcetera. - Wireless Local Area Network (LAN)
device 775 connects to Southbridge 735 via the PCI orPCI Express bus 772.LAN device 775 typically implements one of the IEEE 802.11 standards of over-the-air modulation techniques that all use the same protocol to wireless communicate betweeninformation handling system 700 and another computer system or device.Optical storage device 790 connects toSouthbridge 735 using Serial ATA (SATA)bus 788. Serial ATA adapters and devices communicate over a high-speed serial link. The Serial ATA bus also connectsSouthbridge 735 to other forms of storage devices, such as hard disk drives.Audio circuitry 760, such as a sound card, connects toSouthbridge 735 viabus 758.Audio circuitry 760 also provides functionality such as audio line-in and optical digital audio inport 762, optical digital output andheadphone jack 764,internal speakers 766, andinternal microphone 768.Ethernet controller 770 connects toSouthbridge 735 using a bus, such as the PCI or PCI Express bus.Ethernet controller 770 connectsinformation handling system 700 to a computer network, such as a Local Area Network (LAN), the Internet, and other public and private computer networks. - While
FIG. 7 shows one information handling system, an information handling system may take many forms. For example, an information handling system may take the form of a desktop, server, portable, laptop, notebook, or other form factor computer or data processing system. - While particular embodiments of the present disclosure have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, that changes and modifications may be made without departing from this disclosure and its broader aspects. Therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this disclosure. Furthermore, it is to be understood that the disclosure is solely defined by the appended claims. It will be understood by those with skill in the art that if a specific number of an introduced claim element is intended, such intent will be explicitly recited in the claim, and in the absence of such recitation no such limitation is present. For non-limiting example, as an aid to understanding, the following appended claims contain usage of the introductory phrases “at least one” and “one or more” to introduce claim elements. However, the use of such phrases should not be construed to imply that the introduction of a claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to disclosures containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an”; the same holds true for the use in the claims of definite articles.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/246,544 US9165102B1 (en) | 2014-04-07 | 2014-04-07 | Routing standard cell-based integrated circuits |
US14/843,659 US20150379181A1 (en) | 2014-04-07 | 2015-09-02 | Routing Standard Cell-Based Integrated Circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/246,544 US9165102B1 (en) | 2014-04-07 | 2014-04-07 | Routing standard cell-based integrated circuits |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/843,659 Division US20150379181A1 (en) | 2014-04-07 | 2015-09-02 | Routing Standard Cell-Based Integrated Circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150286768A1 true US20150286768A1 (en) | 2015-10-08 |
US9165102B1 US9165102B1 (en) | 2015-10-20 |
Family
ID=54209974
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/246,544 Active 2034-05-08 US9165102B1 (en) | 2014-04-07 | 2014-04-07 | Routing standard cell-based integrated circuits |
US14/843,659 Abandoned US20150379181A1 (en) | 2014-04-07 | 2015-09-02 | Routing Standard Cell-Based Integrated Circuits |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/843,659 Abandoned US20150379181A1 (en) | 2014-04-07 | 2015-09-02 | Routing Standard Cell-Based Integrated Circuits |
Country Status (1)
Country | Link |
---|---|
US (2) | US9165102B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018074172A1 (en) * | 2016-10-17 | 2018-04-26 | 株式会社ソシオネクスト | Semiconductor integrated circuit device |
CN108352360A (en) * | 2015-11-09 | 2018-07-31 | 高通股份有限公司 | Electric power rail enters (MOL) wiring in the middle part of boundary line |
US10410917B2 (en) | 2016-03-03 | 2019-09-10 | Samsung Electronics Co., Ltd. | Semiconductor device including standard cell and electronic design automation method thereof |
US10797041B2 (en) * | 2016-04-29 | 2020-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit, system for and method of forming an integrated circuit |
US11194949B1 (en) * | 2017-02-22 | 2021-12-07 | Synopsys, Inc. | Predictor-guided cell spreader to improve routability for designs at advanced process nodes |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102497218B1 (en) | 2016-04-29 | 2023-02-07 | 삼성전자 주식회사 | Integrated circuit including complex logic cell |
US10878157B2 (en) * | 2017-11-15 | 2020-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Variant cell height integrated circuit design |
US10831969B2 (en) | 2019-02-13 | 2020-11-10 | International Business Machines Corporation | Predicting routability of interconnects |
KR102157355B1 (en) | 2019-04-23 | 2020-09-18 | 삼성전자 주식회사 | Integrated circuit including standard cells, method and computing system for fabricating the same |
CN110552716B (en) * | 2019-09-19 | 2020-05-26 | 西南交通大学 | Assembling method of circular shield tunnel lining structure |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100199252A1 (en) * | 2009-02-03 | 2010-08-05 | Texas Instruments Incorporated | Routability of integrated circuit design without impacting the area |
US20110049575A1 (en) * | 2009-08-28 | 2011-03-03 | Sony Corporation | Semiconductor integrated circuit |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6240542B1 (en) | 1998-07-14 | 2001-05-29 | Lsi Logic Corporation | Poly routing for chip interconnects with minimal impact on chip performance |
JP5028714B2 (en) * | 2001-03-30 | 2012-09-19 | 富士通セミコンダクター株式会社 | Semiconductor integrated circuit device and wiring method |
US7603644B2 (en) | 2005-06-24 | 2009-10-13 | Pulsic Limited | Integrated circuit routing and compaction |
US7941776B2 (en) | 2006-05-26 | 2011-05-10 | Open-Silicon Inc. | Method of IC design optimization via creation of design-specific cells from post-layout patterns |
US8431968B2 (en) * | 2010-07-28 | 2013-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electromigration resistant standard cell device |
US9768119B2 (en) * | 2010-07-28 | 2017-09-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Apparatus and method for mitigating dynamic IR voltage drop and electromigration affects |
US8612914B2 (en) | 2011-03-23 | 2013-12-17 | Synopsys, Inc. | Pin routing in standard cells |
US9035679B2 (en) * | 2013-05-03 | 2015-05-19 | Globalfoundries Inc. | Standard cell connection for circuit routing |
-
2014
- 2014-04-07 US US14/246,544 patent/US9165102B1/en active Active
-
2015
- 2015-09-02 US US14/843,659 patent/US20150379181A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100199252A1 (en) * | 2009-02-03 | 2010-08-05 | Texas Instruments Incorporated | Routability of integrated circuit design without impacting the area |
US20110049575A1 (en) * | 2009-08-28 | 2011-03-03 | Sony Corporation | Semiconductor integrated circuit |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108352360A (en) * | 2015-11-09 | 2018-07-31 | 高通股份有限公司 | Electric power rail enters (MOL) wiring in the middle part of boundary line |
US10410917B2 (en) | 2016-03-03 | 2019-09-10 | Samsung Electronics Co., Ltd. | Semiconductor device including standard cell and electronic design automation method thereof |
US10797041B2 (en) * | 2016-04-29 | 2020-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit, system for and method of forming an integrated circuit |
WO2018074172A1 (en) * | 2016-10-17 | 2018-04-26 | 株式会社ソシオネクスト | Semiconductor integrated circuit device |
CN109863588A (en) * | 2016-10-17 | 2019-06-07 | 株式会社索思未来 | Conductor integrated circuit device |
US10840234B2 (en) | 2016-10-17 | 2020-11-17 | Socionext Inc. | Semiconductor integrated circuit device |
CN109863588B (en) * | 2016-10-17 | 2022-09-30 | 株式会社索思未来 | Semiconductor integrated circuit device having a plurality of semiconductor chips |
US11916056B2 (en) | 2016-10-17 | 2024-02-27 | Socionext Inc. | Semiconductor integrated circuit device |
US11194949B1 (en) * | 2017-02-22 | 2021-12-07 | Synopsys, Inc. | Predictor-guided cell spreader to improve routability for designs at advanced process nodes |
Also Published As
Publication number | Publication date |
---|---|
US20150379181A1 (en) | 2015-12-31 |
US9165102B1 (en) | 2015-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9165102B1 (en) | Routing standard cell-based integrated circuits | |
US9767240B2 (en) | Temperature-aware integrated circuit design methods and systems | |
US8479136B2 (en) | Decoupling capacitor insertion using hypergraph connectivity analysis | |
US9785141B2 (en) | Method, system, and computer program product for schematic driven, unified thermal and electromagnetic interference compliance analyses for electronic circuit designs | |
US9740815B2 (en) | Electromigration-aware integrated circuit design methods and systems | |
US8234612B2 (en) | Cone-aware spare cell placement using hypergraph connectivity analysis | |
US8719752B1 (en) | Hierarchical crosstalk noise analysis model generation | |
US10318684B2 (en) | Network flow based framework for clock tree optimization | |
US9147030B2 (en) | Multiple-instantiated-module (mim) aware pin assignment | |
US20140359546A1 (en) | Structured placement of hierarchical soft blocks during physical synthesis of an integrated circuit | |
US8661391B1 (en) | Spare cell insertion based on reachable state analysis | |
US9721059B1 (en) | Post-layout thermal-aware integrated circuit performance modeling | |
US11036913B2 (en) | Integrated circuit methods using single-pin imaginary devices | |
US9529962B1 (en) | System and method for generating and using sibling nets model for shared delay calculation across multi-instantiated blocks in the circuit design | |
US10248749B2 (en) | Automated attribute propagation and hierarchical consistency checking for non-standard extensions | |
US8966429B2 (en) | Bit slice elements utilizing through device routing | |
US9747405B2 (en) | Buffer chain management for alleviating routing congestion | |
US8959467B2 (en) | Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools | |
US11586798B1 (en) | Avoiding electrostatic discharge events from cross-hierarchy tie nets | |
US10885248B1 (en) | Method for modeling glitches during circuit simulation | |
US8947120B2 (en) | Latch array utilizing through device connectivity | |
US20160027768A1 (en) | Synthesis of complex cells | |
US9852259B2 (en) | Area and/or power optimization through post-layout modification of integrated circuit (IC) design blocks |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MACDONALD, COLIN;JARRAR, ANIS M.;MASON, KRISTEN L.;SIGNING DATES FROM 20140402 TO 20140403;REEL/FRAME:032617/0423 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0293 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0267 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033460/0337 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0267 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033460/0337 Effective date: 20140729 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033462/0293 Effective date: 20140729 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0903 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040632/0001 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:044209/0047 Effective date: 20161107 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |