US20150280732A1 - Communication unit, digital band-pass sigma-delta modulator and method therefor - Google Patents
Communication unit, digital band-pass sigma-delta modulator and method therefor Download PDFInfo
- Publication number
- US20150280732A1 US20150280732A1 US14/574,568 US201414574568A US2015280732A1 US 20150280732 A1 US20150280732 A1 US 20150280732A1 US 201414574568 A US201414574568 A US 201414574568A US 2015280732 A1 US2015280732 A1 US 2015280732A1
- Authority
- US
- United States
- Prior art keywords
- delta modulator
- digital
- band
- sigma
- pass sigma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004891 communication Methods 0.000 title claims abstract description 23
- 238000000034 method Methods 0.000 title claims description 5
- 238000005070 sampling Methods 0.000 claims abstract description 43
- 239000000654 additive Substances 0.000 claims abstract description 8
- 230000000996 additive effect Effects 0.000 claims abstract description 8
- 238000013139 quantization Methods 0.000 claims description 11
- 238000012546 transfer Methods 0.000 claims description 11
- 230000008878 coupling Effects 0.000 claims 2
- 238000010168 coupling process Methods 0.000 claims 2
- 238000005859 coupling reaction Methods 0.000 claims 2
- 230000006870 function Effects 0.000 description 14
- 230000008859 change Effects 0.000 description 5
- 238000001228 spectrum Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000003595 spectral effect Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 230000001934 delay Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000003542 behavioural effect Effects 0.000 description 1
- 230000010267 cellular communication Effects 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/402—Arrangements specific to bandpass modulators
- H03M3/404—Arrangements specific to bandpass modulators characterised by the type of bandpass filters used
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
- H03M3/502—Details of the final digital/analogue conversion following the digital delta-sigma modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
- H03M3/51—Automatic control for modifying converter range
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
- H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/402—Arrangements specific to bandpass modulators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/3017—Arrangements specific to bandpass modulators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
- H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
- H04L27/2092—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner with digital generation of the modulated carrier (does not include the modulation of a digitally generated carrier)
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/36—Modulator circuits; Transmitter circuits
- H04L27/366—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator
- H04L27/367—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion
- H04L27/368—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion adaptive predistortion
Definitions
- This invention relates to a method and apparatus for signal encoding for switch mode radio frequency (RF) power amplifiers, and in particular to class ‘D’ switch mode RF power amplifiers.
- RF radio frequency
- LDMOS laterally diffused Metal-Oxide-Semiconductors
- a known transmitter 100 utilises a digital band-pass sigma-delta ( ⁇ ) modulator 40 to up-convert the baseband signal to an intermediate frequency, apply a digital finite impulse response filter, and drive an array of MOS switches.
- Digital baseband (DBB) input signals are received by a cellular digital signal processing function 35 , which performs serial-to-parallel conversion, digital filtering, splitting of the signals into in-phase and quadrature-phase components and sample rate conversion.
- the in-phase component of the signal is forwarded to in-phase digital up-converter function 36 I, and the quadrature-phase component of the signal is forwarded to quadrature-phase up-converter function 36 Q.
- in-phase and quadrature-phase digital up-converter functions 36 I, 36 Q are applied to inputs of adder 38 , which combines the up-converted components and applies the result to digital band-pass sigma-delta modulator 40 .
- the modulated output signals from digital band-pass sigma-delta modulator 40 are filtered by finite impulse response (FIR) digital filter 42 , and are the input signals applied to MOS power switch array 44 .
- FIR finite impulse response
- Digital band-pass sigma-delta modulator 40 converts the relatively wide input data into a fewer number of bits per sample, having a frequency spectrum that is centred at a desired transmit frequency. Further, digital band-pass sigma-delta modulator 40 is constructed to have notches, or ‘zeroes’, on either side of the desired transmit frequency, with at least one of the notches corresponding to the centre of the receive band.
- Class D power amplifiers in theory, can achieve very high power efficiencies, due in part to these types of amplifiers utilising a square wave, resulting in a unity peak-to-average power ratio (PAPR).
- PAPR peak-to-average power ratio
- these types of power amplifiers have typically been used to amplify base-band signals, for example as used in audio amplifiers.
- switched mode (e.g. Class ‘D’) amplifiers for cellular communications such as orthogonal frequency division multiplex (OFDM) and wideband code division multiple access (WCDMA) communication systems, has been problematic, not least because the signals to be amplified are at the desired radio frequency (RF).
- OFDM orthogonal frequency division multiplex
- WCDMA wideband code division multiple access
- the data rates to be supported approach the channel capacity and the modulations employed to achieve such performances typically require a large crest factor (namely the ratio between the peak-power at a given occurrence and the root mean square (RMS) power).
- a large crest factor namely the ratio between the peak-power at a given occurrence and the root mean square (RMS) power.
- RMS root mean square
- the typically modulation schemes require significant back-off of the power amplifier from the optimum operating point, which greatly reduces the efficiency and level of average power transmitted.
- the switch mode power amplifier may, in theory, achieve very high power efficiencies, since the input signal is a square wave with an unity peak to average power ratio (PAPR). Thus, no back-off of the power amplifier from the optimum operating point is required.
- PAPR peak to average power ratio
- these types of class D power amplifiers can suffer from very high sampling frequencies and lower output efficiencies when utilised for RF power amplification. As such, their use has, thus far, been limited.
- the present invention provides a communication unit, a band-pass sigma-delta modulator and a method therefor, as described in the accompanying claims.
- FIG. 1 schematically shows an example of a known transmitter block diagram that uses a digital band-pass sigma-delta modulator to drive an array of MOS switches.
- FIG. 2 illustrates a simplified example transmitter comprising a switched mode power amplifier system.
- FIG. 3 illustrates an example implementation of a second order band-pass sigma-delta architecture.
- FIG. 4 illustrates an example implementation of a fourth order band-pass sigma-delta architecture.
- FIG. 5 illustrates an example of a multi-level quantizer operation.
- FIG. 6 illustrates an example flow chart for a band-pass sigma-delta architecture.
- FIG. 7 illustrates an example flow chart for a switched mode power amplifier.
- Examples of the present invention provide a power digital to analog converter based on a second or fourth order band-pass sigma-delta architecture that is suitable for use with a multi-states quantizer. Use of such a power digital to analog converter as herein described may improve the overall efficiency of the band-pass modulated switch mode power amplifier.
- Examples of the present invention provide a baseband signal to be frequency shifted and amplified as an input to a second or a fourth order band-pass sigma-delta architecture.
- Examples of the present invention propose a second or fourth order band-pass sigma-delta architecture with one or two pairs of complex zeroes respectively.
- Examples of the present invention also provide a multi-level quantizer, for example a 7-state quantizer has been determined as a good trade-off between complexity and performance.
- Examples of the present invention also provide a mechanism to set a sampling frequency of the second or fourth order band-pass sigma-delta architecture as being between twice and eight times the RF frequency of the power digital to analog converter/communication unit.
- the simplified transmitter 200 comprises, a power digital to analog converter comprising a band-pass sigma-delta modulator 202 coupled to a frequency synthesizer 208 , such as a phased locked loop (PLL) and an array of power transistors 204 , which in turn is coupled to a combiner and reconstruction filter 206 , and thereafter to an antenna 210 .
- a frequency synthesizer 208 such as a phased locked loop (PLL)
- PLL phased locked loop
- Sigma-delta modulators are often used in digital to analog converters (DACs).
- DACs digital to analog converters
- a DAC converts a digital number representing an analog value into that analog value.
- an analog voltage level may be represented as a 20 bit digital number, and the DAC converts that number into the desired voltage.
- a load such as an audio speaker
- a DAC is usually connected to or integrated with an electronic amplifier such as a Class ‘D’ Amplifier.
- a multi-bit digital number is input to the sigma-delta modulator, which converts it into a faster sequence of 0's and 1's. These 0's and 1's are then converted into analog voltages.
- the conversion usually with MOSFET drivers, is typically very efficient in terms of power, as the drivers are usually either fully ‘on’ or fully ‘off’, and in these states have low power loss.
- the resulting two-level signal now represents the desired signal, but with higher frequency components in order to change the signal so that it only has two levels.
- These added frequency components arise from a quantization error of the sigma-delta modulator, but can be filtered away by a simple low-pass filter.
- the result is a reproduction of the original, desired analog signal from the digital values.
- the use of a sigma-delta modulator in digital to analog conversion of signals has enabled a cost-effective, low power, and high performance solution.
- some or all of the above mentioned components may be located within an integrated circuit (IC) 212 , as shown, thereby forming a switched mode power amplifier system.
- IC integrated circuit
- the RF frequencies for RF base-stations are typically around 900 MHz, 1800 MHz and more than 2 GHz. Since the modulator used in such communication units is required to oversample the RF signal, it has to run very fast. This is achieved in herein described examples by implementing complex conjugate pair of zeroes. The implementing of complex conjugate pair of zeroes often implies a use of multipliers to provide the correct transfer function. However, the inventors have determined that when the sampling frequency of the sigma-delta modulator is between two times and eight times (and, in some particular herein described examples, three or four times the output RF frequency), the ‘gain’ applied to the feedback branches, for 2 nd or 4 th order band-pass sigma-delta modulators may be very easy to implement.
- the array of power transistors 204 may form part of a switch mode power amplifier, operable with band-pass second or fourth order sigma-delta modulator 202 .
- the switch mode power amplifier may be a Class D′ power amplifier.
- the band-pass second or fourth order sigma-delta modulator 202 may receive one or more digital baseband signal(s), and digitally over-sample the received input baseband signals.
- the band-pass second or fourth order sigma-delta modulator 202 may operate at around three or four times the operating RF frequency. In some examples, four times the operating RF frequency provides a symmetric spectrum at the expense of a faster switching than three times the RF frequency.
- the frequency synthesizer 208 is operable to set the sampling frequency of the band-pass second or fourth order sigma-delta modulator 202 as well as set a final frequency of the transmit signal to be radiated from the antenna 210 .
- Output signals from the band-pass second or fourth order sigma-delta modulator 202 are received and individually amplified by amplifiers in the array of power transistors 204 , wherein the output signals may be weighted according to a quantizer transfer function that may form part of the second or fourth order sigma-delta modulator 202 .
- the array of power transistors 204 output high frequency high power signals to the combiner and reconstruction filter 206 , before a combined resultant RF modulated signal is radiated from antenna 210 .
- band-pass second order sigma-delta modulator 300 for example the band-pass second order sigma-delta modulator 202 from FIG. 2 is illustrated.
- the band-pass second order sigma-delta modulator 300 comprises band-pass sigma-delta architecture 350 and a quantizer 360 .
- the band-pass sigma-delta architecture 350 forms a second order modulator, comprising a first adder module 302 (e.g. adding input ‘X’ (as illustrated) and a digitally modulated signal via feedback branch 316 , and subtracting therefrom a digitally modulated signal via feedback branch 314 ), a first delay 304 , second adder module 306 (adding the delayed output from first delay 304 and a gain-adjusted digitally modulated signal via feedback branch 314 , and subtracting therefrom a gain-adjusted digitally modulated output signal via feedback branch 316 ), second delay 308 , and first and second gain coefficients 310 , 312 .
- a first adder module 302 e.g. adding input ‘X’ (as illustrated) and a digitally modulated signal via feedback branch 316 , and subtracting therefrom a digitally modulated signal via feedback branch 314
- second adder module 306 adding the delayed output from first delay 304 and a gain
- delays 304 , 308 may be produced by integrator modules, and adder modules 302 , 306 may comprise difference blocks/functions, e.g. subtractor modules.
- gain coefficients 310 , 312 may be implemented as gain stages, operable to impart a gain onto signals routed via feedback branches 316 , 314 of the band-pass second order sigma-delta modulator 300 , where the gain coefficient 310 is the opposite polarity of gain coefficient 312 and where the feedback branch 314 is applied to adder 302 in the opposite polarity of feedback branch 316 .
- the feedback, gain-adjusted signals are either added to, or subtracted from, signals routed through the main signal path at second adder module 306 , in a typical second order sigma-delta modulator manner.
- the band-pass second order sigma-delta architecture 350 receives a baseband signal ‘X’, and modulates the signal directly at the desired RF frequency.
- the band-pass second order sigma-delta architecture 350 oversamples the baseband signal ‘X’ by, say, three or four times the desired RF frequency. In some examples, this may reduce quantization noise within the signal band by spreading a fixed quantization noise power over a bandwidth that may be much larger than the signal band.
- the baseband signal ‘X’ is passed through the band-pass second order sigma-delta architecture 350 , wherein an output sample on feedback branch 314 located before the quantizer 360 , is fed back to adder module 302 and subtracted from baseband signal ‘X’. Further, an output ‘Y’ 316 , notably located after the quantizer 360 , is also fed back to adder 302 and added to baseband signal ‘X’ and the sample fed back on the feedback branch 304 .
- the resultant combined signal output from first adder module 302 is input to and delayed by the first delay 304 .
- the delayed signal is then output, modified based on gain coefficients 310 , 312 , before being input to second delay 308 .
- coefficients 310 , 312 may apply gain values to the feedback branches 314 and 316 .
- the sampling frequency of the band-pass second order sigma-delta architecture 350 is arranged to be around three to four times the desired RF frequency, i.e. oversampled, the gain applied to feedback branches 314 , 316 may be easier to implement when compared to other sampling frequencies. For example, very little gain may need to be applied to feedback branches 314 , 316 and, in some examples, no gain may need to be applied at all.
- gain coefficients 310 , 312 may be implemented as just an additive inverse (or opposite polarity gain) of the second feedback branch gain co-efficient, as it is known in the technical field.
- a sampling frequency which may be, for example, three to four times the output RF may allow for a higher operating RF at the output.
- the gain coefficients ‘C’ 310 , 312 may be represented by the following equation in Eq. [1]:
- ⁇ refers to the position of a pair of complex zeroes on the Z-plane 380 , as shown.
- gain coefficients 310 , 312 may relate to simple additive inverse modules, which are operable to provide no gain adjustment to signals routed from feedback branches 314 , 316 to respective inputs of the second adder module 306 .
- the position of the complex zero pair determines the frequency of the resultant RF signal, wherein the transfer function for the sigma-delta architecture 350 and quantizer 360 is illustrated in Eq. [2].
- Spectral plot 390 illustrates a spectrum of two WCDMA signals using a band-pass second order sigma-delta architecture 350 prior to reconstruction, with a 7-state quantizer (using equal step size, see FIG. 5 ) and four times oversampling.
- gain coefficients 310 , 312 may not be required to provide gain to feedback branches 310 , 312 before being input to adder module 306 .
- gain coefficients 310 , 312 may be implemented as unity gain devices, for example, or, in some example implementations, not be required at all.
- an advantage of utilising sampling frequencies of substantially around three or four times the required output RF may be that simpler gain coefficient 310 , 312 values are required, thereby allowing a faster modulator to be implemented.
- a desired output frequency may be arranged to locate one notch (f notch ) at the desired output frequency, in order to improve adjacent channel level ratio (ACLR).
- ACLR adjacent channel level ratio
- setting gain coefficients 310 , 312 to ‘0’ or ‘ ⁇ 1’ may greatly simplify the architecture of band-pass second order sigma-delta architecture 350 and quantizer 360 , as well as increase the speed of the modulator.
- the transmitted RF frequency requires changing, it is easier to change the sampling frequency of the band-pass sigma-delta modulator in order to maintain a particular ratio between the modulator sampling frequency and the output RF frequency, rather than tuning gain coefficients, in order to change a location of at least one complex pair of zeroes.
- either the ratio is fixed and the frequency is tuned, or the frequency is fixed and the ratio is adjusted.
- it may be beneficial to tune a frequency synthesizer 208 for example PLL from FIG. 2 , in order to set the sampling frequency of the modulator and, therefore, the location of the desired notch frequency of the output RF signal, rather than to tune gain coefficients 310 , 312 , per se.
- this may have an advantage of maintaining a ratio of three or four times of f sd compared to f notch , and, therefore, maintaining the position of the complex pair of zeroes in the same, or similar, location. Therefore, maintaining a ratio between the sampling frequency and output RF frequency of 3:1 or 4:1, may provide a simpler band-pass sigma-delta modulator 300 to be implemented, that requires only an additive inverse or a simplified gain such as an unity gain.
- band-pass fourth order sigma-delta modulator 400 for example as could be implemented as the band-pass sigma-delta modulator 202 from FIG. 2 , is illustrated.
- the band-pass fourth order sigma-delta modulator 400 comprises band-pass sigma-delta architecture 450 and a quantizer 460 .
- the band-pass sigma-delta architecture 450 forms a fourth order modulator, comprising a number of adder modules 402 , a number of delays 404 , a number of gain coefficients (c+d) 406 , and a number of gain coefficients (2+cd) 408 .
- the band-pass sigma-delta architecture 450 may improve signal to noise ratio (SNR) and adjacent channel level ratio (ACLR), when compared to a second order device, for example the band-pass sigma-delta architecture 350 in FIG. 3 .
- SNR signal to noise ratio
- ACLR adjacent channel level ratio
- the band-pass sigma-delta architecture 350 of FIG. 3 may provide a higher efficiency compared to band-pass sigma-delta architecture 450 of FIG. 4 , as more energy is generated out-of-band and then filtered, thereby decreasing the efficiency of high order sigma-delta modulators.
- band-pass sigma-delta architecture 450 Much of the operation of band-pass sigma-delta architecture 450 is similar to the operation of band-pass sigma-delta architecture 350 in FIG. 3 , other than that the number of delays 404 and adder modules 402 has increased and the gain coefficient values are different.
- complex zeroes there are two complex pairs of zeroes, namely complex zero pair ‘c’ and complex zero pair ‘d’.
- Example locations for complex zero pair ‘c’ and complex zero pair ‘d’ is illustrated by 480 .
- complex zero pair ‘c’ is defined by Eq. 3
- complex zero pair ‘d’ is defined by Eq. 4.
- the delta value is the frequency difference between the desired frequency of the RF signal and the location of the notches.
- the notches are placed around a ‘middle frequency’, where the modulated RF spectrum will stand (in the middle of the notches).
- the locations of the notches are ‘fmiddle+delta’ and ‘fmiddle ⁇ delta’.
- Spectral plot 490 again illustrates a spectrum of two WCDMA signals using a band-pass second order sigma-delta architecture 350 prior to reconstruction, with a 7-state quantizer (using equal step size, see FIG. 5 ) and four times oversampling. In some examples, this may simplify the implementation of band-pass sigma-delta architecture 450 compared to utilising other sampling frequencies, as the gain required by gain coefficients 406 , 408 may be simplified
- f sd of the band-pass sigma-delta architecture 450 may be set to around four times that of the desired RF frequency (f notch ).
- gain coefficient ‘c’ may simplify to and gain coefficient ‘d’ may simplify to ‘ ⁇ ’.
- gain coefficient ‘c+d’ 406 may simplify to zero
- gain coefficient ‘2+cd’ 408 may simplify to ‘ ⁇ 2 ’.
- the implementation of the band-pass sigma-delta architecture 450 may be easier than that of the band-pass sigma-delta architecture 450 utilising a sampling frequency of 3*f notch .
- a sampling frequency f sd that is either equal, or close, to 3*f notch or 4*f notch , may result in the gain required to be implemented by gain coefficients ‘c’ and ‘d’ in order to operate the band-pass sigma-delta architectures 350 , 450 are significantly easier to implement that utilising other sampling frequencies.
- the band-pass sigma-delta architecture 450 utilising a frequency synthesizer, such as a PLL for example, in order to maintain either a three or four times increase in f sd when compared to f notch , rather than change the position of the complex zero pairs via the ‘c’ and ‘d’ gain coefficients.
- examples of a fixed-step multi-level quantizer operation 520 and an an example of a variable-step multi-level quantizer operation 560 are illustrated.
- the multi-level quantizer models the amplifier and combiner transfer function, and may increase the level of quantization thereby reducing the quantization error (Qe) and therefore the energy outside the desired bandwidth. In some examples, this may lead to better efficiency of switch mode power amplifiers, for example switch mode power amplifiers utilising band-pass sigma-delta architectures as herein described.
- fixed-step multi-level quantizer operation 520 the step sizes for each quantization level are uniform, thereby leading to, in this example, a uniform quantization error Qe 522 . Further, as all the states of fixed-step multi-level quantizer operation 520 are equally spaced, the higher steps tend not to be utilised.
- a non-uniform step size in the most often used regions of the quantizer may improve the occurrence of each level.
- a power transistor per quantizer level e.g. distribute the signal occurrence across a larger number of power transistors.
- band-pass power switch modulator for example band-pass power switch modulator 202
- a non-uniform step size facilitating cooling of switches, for example the array of power transistors 204 in FIG. 2 .
- the states of the quantizer operation 560 may be placed closer at lower level and further away as the quantizer state levels rise. This may allow for an improved distribution of active switches, which may allow for improved cooling of the active switches, array of power transistors 204 , and therefore the band-pass power switch modulator, thereby improving efficiency.
- increasing the number of quantization levels/states may increase the SNR, but may also increase complexity of the band-pass power switch modulator.
- a seven state/level quantizer may provide a good trade-off between SNR performance and complexity.
- utilising a quantizer with a varying step size may increase efficiency of the band-pass power switch modulator.
- the aforementioned communication unit may employ a ratio of a sampling frequency employed by the digital band-pass sigma-delta modulator to a radio frequency (RF) output from the power digital to analog converter by fixing the ratio and tuning the frequency, or where the frequency is fixed and the ratio is adjusted.
- RF radio frequency
- FIG. 6 a flow chart 600 of an operation of a band-pass sigma-delta modulator, for example the band-pass sigma-delta modulator shown in FIGS. 3 and 4 , is illustrated.
- the band-pass sigma-delta modulator receives a series of baseband (digitally modulated) signals.
- the desired output RF notch frequency (f notch ) is determined, which may, for example, be user defined, or defined by the band-pass sigma-delta modulator.
- the band-pass sigma-delta modulator may be tuned, via a frequency synthesizer, such as a PLL for example, to set the sampling frequency and, therefore, the location of the desired RF output signal.
- modifying the sampling frequency may be preferable to modifying positions of ‘c’ (and in fourth order sigma-delta modulators, ‘d’) gain coefficients of the band-pass sigma-delta modulator.
- the band-pass sigma-delta modulator may fix/maintain the ratio between the sampling frequency f sd and the desired RF output signal (e.g. a notch frequency (f notch )).
- the ratio between f sd and f notch may be set to be 3:1 or 4:1. In other examples, the ratio between f sd and f notch may be located somewhere between two and eight times the desired output RF signal frequency.
- the ratio may be dynamically changed in order to maintain a desired ratio between f sd and f notch , or to vary the ratio between two and eight times the desired output RF signal frequency.
- the ratio between f sd and f notch may be maintained. Therefore, the location of complex zero pairs may be maintained, thereby allowing for a simpler implementation for gain values for the band-pass sigma-delta modulator.
- the band-pass sigma-delta modulator may optionally output signals to an array of power amplifiers, wherein the array of power amplifiers may be weighted according to a quantizer transfer function.
- the quantizer transfer function may employ a uniform or non-uniform step size.
- FIG. 7 a flow chart 700 of an operation of a switched mode power amplifier, incorporating some aspects of the invention is illustrated.
- the operations of such a switched mode power amplifier employing a band-pass sigma-delta modulator and a quantizer substantially operate in parallel, as the signals are routed through (and fed back within) the band-pass sigma-delta modulator and quantizer.
- the switched mode power amplifier receives input baseband (digitally modulated) signals.
- the switched mode power amplifier may oversample the baseband signals. In some examples, the switched mode power amplifier may oversample the baseband signals by three or four times the desired RF output signal frequency. In some other examples, the switch mode power amplifier may oversample the baseband signals by between two and eight times the desired RF output signal frequency.
- a sigma-delta mode power amplifier may be operable to convert baseband signals into a modulated stream of digital signals.
- the switched mode power amplifier may output signals to an array of power amplifiers.
- the output signals may be a modulated stream of digital pulses, which may optionally be weighted according to a relevant quantizer transfer function. Therefore, in some examples, the switched mode power amplifier may optionally be optimised according to efficiency based on set quantizer levels.
- the switched mode power amplifier may output high frequency (digitally modulated) signals from the array of power amplifiers, which are them input to a combiner/reconstruction filter, before outputting the desired RF output signal via an antenna at 710 .
- utilising a band-pass sigma-delta modulator within a switched mode power amplifier may increase the efficiency of the switched mode power amplifier.
- the use of a band-pass sigma-delta modulator as herein described may convert baseband signals to a digitally modulated stream of digital pulses provided to the array of power transistors, thereby negating a requirement to have some components in the transmitter path, which may comprise variable gain amplifiers (VGAs), mixers, etc.
- VGAs variable gain amplifiers
- connections as discussed herein may be any type of connection suitable to transfer signals from or to the respective nodes, units or devices, for example via intermediate devices. Accordingly, unless implied or stated otherwise, the connections may for example be direct connections or indirect connections.
- the connections may be illustrated or described in reference to being a single connection, a plurality of connections, unidirectional connections, or bidirectional connections. However, different embodiments may vary the implementation of the connections. For example, separate unidirectional connections may be used rather than bidirectional connections and vice versa.
- plurality of connections may be replaced with a single connection that transfers multiple signals serially or in a time multiplexed manner. Likewise, single connections carrying multiple signals may be separated out into various different connections carrying subsets of these signals. Therefore, many options exist for transferring signals.
- Each signal described herein may be designed as positive or negative logic.
- the signal In the case of a negative logic signal, the signal is active low where the logically true state corresponds to a logic level zero.
- the signal In the case of a positive logic signal, the signal is active high where the logically true state corresponds to a logic level one.
- any of the signals described herein can be designed as either negative or positive logic signals. Therefore, in alternate embodiments, those signals described as positive logic signals may be implemented as negative logic signals, and those signals described as negative logic signals may be implemented as positive logic signals.
- assert or ‘set’ and ‘negate’ (or ‘de-assert’ or ‘clear’) are used herein when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state is a logic level zero. And if the logically true state is a logic level zero, the logically false state is a logic level one.
- logic blocks are merely illustrative and that alternative embodiments may merge logic blocks or circuit elements or impose an alternate decomposition of functionality upon various logic blocks or circuit elements.
- architectures depicted herein are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality.
- any arrangement of components to achieve the same functionality is effectively ‘associated’ such that the desired functionality is achieved.
- any two components herein combined to achieve a particular functionality can be seen as ‘associated with’ each other such that the desired functionality is achieved, irrespective of architectures or intermediary components.
- any two components so associated can also be viewed as being ‘operably connected,’ or ‘operably coupled,’ to each other to achieve the desired functionality.
- the illustrated examples may be implemented as circuitry located on a single integrated circuit or within a same device.
- the examples may be implemented as any number of separate integrated circuits or separate devices interconnected with each other in a suitable manner.
- the examples, or portions thereof may implemented as soft or code representations of physical circuitry or of logical representations convertible into physical circuitry, such as in a hardware description language of any appropriate type.
- the invention is not limited to physical devices or units implemented in non-programmable hardware but can also be applied in programmable devices or units able to perform the desired device functions by operating in accordance with suitable program code, such as mainframes, minicomputers, servers, workstations, personal computers, notepads, personal digital assistants, electronic games, automotive and other embedded systems, cell phones and various other wireless devices, commonly denoted in this application as ‘computer systems’.
- suitable program code such as mainframes, minicomputers, servers, workstations, personal computers, notepads, personal digital assistants, electronic games, automotive and other embedded systems, cell phones and various other wireless devices, commonly denoted in this application as ‘computer systems’.
- any reference signs placed between parentheses shall not be construed as limiting the claim.
- the word ‘comprising’ does not exclude the presence of other elements or steps then those listed in a claim.
- the terms ‘a’ or ‘an,’ as used herein, are defined as one or more than one.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
Description
- This invention relates to a method and apparatus for signal encoding for switch mode radio frequency (RF) power amplifiers, and in particular to class ‘D’ switch mode RF power amplifiers.
- Until recently, laterally diffused Metal-Oxide-Semiconductors (LDMOS) were the preferred technology for amplifying large powers up to around 3 GHz, generally in a quasi-linear operating mode (class AB). LDMOS is typically used due to satisfactory cost/performance trade-offs.
- However, these types of devices suffer from efficiency issues, and are not compatible with very fast switching signals, due to a limited transition frequency.
- Recently, technological improvements within the semiconductor industry have resulted in increased use of switched mode power amplifiers with increased functionality, allowing them to operate at high power and switching frequencies for use with cellular telecommunications.
- Referring to
FIG. 1 , a knowntransmitter 100, as illustrated in WO2005120001, utilises a digital band-pass sigma-delta (τΔ)modulator 40 to up-convert the baseband signal to an intermediate frequency, apply a digital finite impulse response filter, and drive an array of MOS switches. Digital baseband (DBB) input signals are received by a cellular digitalsignal processing function 35, which performs serial-to-parallel conversion, digital filtering, splitting of the signals into in-phase and quadrature-phase components and sample rate conversion. The in-phase component of the signal is forwarded to in-phase digital up-converter function 36I, and the quadrature-phase component of the signal is forwarded to quadrature-phase up-converter function 36Q. The outputs of in-phase and quadrature-phase digital up-converter functions 36I, 36Q are applied to inputs ofadder 38, which combines the up-converted components and applies the result to digital band-pass sigma-delta modulator 40. The modulated output signals from digital band-pass sigma-delta modulator 40 are filtered by finite impulse response (FIR)digital filter 42, and are the input signals applied to MOS power switch array 44. - Digital band-pass sigma-
delta modulator 40 converts the relatively wide input data into a fewer number of bits per sample, having a frequency spectrum that is centred at a desired transmit frequency. Further, digital band-pass sigma-delta modulator 40 is constructed to have notches, or ‘zeroes’, on either side of the desired transmit frequency, with at least one of the notches corresponding to the centre of the receive band. - Class D power amplifiers, in theory, can achieve very high power efficiencies, due in part to these types of amplifiers utilising a square wave, resulting in a unity peak-to-average power ratio (PAPR). However, generally, these types of power amplifiers have typically been used to amplify base-band signals, for example as used in audio amplifiers. The application of switched mode (e.g. Class ‘D’) amplifiers for cellular communications, such as orthogonal frequency division multiplex (OFDM) and wideband code division multiple access (WCDMA) communication systems, has been problematic, not least because the signals to be amplified are at the desired radio frequency (RF). Furthermore, the data rates to be supported approach the channel capacity and the modulations employed to achieve such performances typically require a large crest factor (namely the ratio between the peak-power at a given occurrence and the root mean square (RMS) power). Even with a help of an efficient crest factor reduction algorithm, the typically modulation schemes require significant back-off of the power amplifier from the optimum operating point, which greatly reduces the efficiency and level of average power transmitted.
- The switch mode power amplifier may, in theory, achieve very high power efficiencies, since the input signal is a square wave with an unity peak to average power ratio (PAPR). Thus, no back-off of the power amplifier from the optimum operating point is required. However, for cellular operation at the desired RF frequency, these types of class D power amplifiers can suffer from very high sampling frequencies and lower output efficiencies when utilised for RF power amplification. As such, their use has, thus far, been limited.
- The present invention provides a communication unit, a band-pass sigma-delta modulator and a method therefor, as described in the accompanying claims.
- Specific embodiments of the invention are set forth in the dependent claims.
- These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.
- Further details, aspects and embodiments of the invention will be described, by way of example only, with reference to the drawings. In the drawings, like reference numbers are used to identify like or functionally similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.
-
FIG. 1 schematically shows an example of a known transmitter block diagram that uses a digital band-pass sigma-delta modulator to drive an array of MOS switches. -
FIG. 2 illustrates a simplified example transmitter comprising a switched mode power amplifier system. -
FIG. 3 illustrates an example implementation of a second order band-pass sigma-delta architecture. -
FIG. 4 illustrates an example implementation of a fourth order band-pass sigma-delta architecture. -
FIG. 5 illustrates an example of a multi-level quantizer operation. -
FIG. 6 illustrates an example flow chart for a band-pass sigma-delta architecture. -
FIG. 7 illustrates an example flow chart for a switched mode power amplifier. - Because the illustrated embodiments of the present invention may, for the most part, be implemented using electronic components and circuits known to those skilled in the art, details will not be explained in any greater extent than that considered necessary as illustrated below, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.
- Examples of the present invention provide a power digital to analog converter based on a second or fourth order band-pass sigma-delta architecture that is suitable for use with a multi-states quantizer. Use of such a power digital to analog converter as herein described may improve the overall efficiency of the band-pass modulated switch mode power amplifier.
- Examples of the present invention provide a baseband signal to be frequency shifted and amplified as an input to a second or a fourth order band-pass sigma-delta architecture. Examples of the present invention propose a second or fourth order band-pass sigma-delta architecture with one or two pairs of complex zeroes respectively. Examples of the present invention also provide a multi-level quantizer, for example a 7-state quantizer has been determined as a good trade-off between complexity and performance. Examples of the present invention also provide a mechanism to set a sampling frequency of the second or fourth order band-pass sigma-delta architecture as being between twice and eight times the RF frequency of the power digital to analog converter/communication unit.
- Referring to
FIG. 2 , an example of asimplified transmitter 200, for example as part of a wireless communication unit (such as a RF base-station), is illustrated. Thesimplified transmitter 200 comprises, a power digital to analog converter comprising a band-pass sigma-delta modulator 202 coupled to afrequency synthesizer 208, such as a phased locked loop (PLL) and an array ofpower transistors 204, which in turn is coupled to a combiner andreconstruction filter 206, and thereafter to anantenna 210. - Sigma-delta modulators are often used in digital to analog converters (DACs). In general, a DAC converts a digital number representing an analog value into that analog value. For example, an analog voltage level may be represented as a 20 bit digital number, and the DAC converts that number into the desired voltage. To actually drive a load (such as an audio speaker) a DAC is usually connected to or integrated with an electronic amplifier such as a Class ‘D’ Amplifier. In this case, a multi-bit digital number is input to the sigma-delta modulator, which converts it into a faster sequence of 0's and 1's. These 0's and 1's are then converted into analog voltages. The conversion, usually with MOSFET drivers, is typically very efficient in terms of power, as the drivers are usually either fully ‘on’ or fully ‘off’, and in these states have low power loss.
- The resulting two-level signal now represents the desired signal, but with higher frequency components in order to change the signal so that it only has two levels. These added frequency components arise from a quantization error of the sigma-delta modulator, but can be filtered away by a simple low-pass filter. The result is a reproduction of the original, desired analog signal from the digital values. The use of a sigma-delta modulator in digital to analog conversion of signals has enabled a cost-effective, low power, and high performance solution.
- In some examples, some or all of the above mentioned components may be located within an integrated circuit (IC) 212, as shown, thereby forming a switched mode power amplifier system.
- The RF frequencies for RF base-stations are typically around 900 MHz, 1800 MHz and more than 2 GHz. Since the modulator used in such communication units is required to oversample the RF signal, it has to run very fast. This is achieved in herein described examples by implementing complex conjugate pair of zeroes. The implementing of complex conjugate pair of zeroes often implies a use of multipliers to provide the correct transfer function. However, the inventors have determined that when the sampling frequency of the sigma-delta modulator is between two times and eight times (and, in some particular herein described examples, three or four times the output RF frequency), the ‘gain’ applied to the feedback branches, for 2nd or 4th order band-pass sigma-delta modulators may be very easy to implement. For example, in a scenario where the sampling frequency of the sigma-delta modulator has such a relationship with the output RF frequency, it is possible to implement gain to the feedback branches for either a second order or fourth order band-pass sigma-delta modulator as either no gain or using just an inverter. Advantageously, this feature enables a much higher operating frequency to be supported.
- In this example, the array of
power transistors 204 may form part of a switch mode power amplifier, operable with band-pass second or fourth order sigma-delta modulator 202. In some examples, the switch mode power amplifier may be a Class D′ power amplifier. - Initially, the band-pass second or fourth order sigma-
delta modulator 202 may receive one or more digital baseband signal(s), and digitally over-sample the received input baseband signals. In some examples, the band-pass second or fourth order sigma-delta modulator 202 may operate at around three or four times the operating RF frequency. In some examples, four times the operating RF frequency provides a symmetric spectrum at the expense of a faster switching than three times the RF frequency. - The
frequency synthesizer 208 is operable to set the sampling frequency of the band-pass second or fourth order sigma-delta modulator 202 as well as set a final frequency of the transmit signal to be radiated from theantenna 210. - Output signals from the band-pass second or fourth order sigma-
delta modulator 202 are received and individually amplified by amplifiers in the array ofpower transistors 204, wherein the output signals may be weighted according to a quantizer transfer function that may form part of the second or fourth order sigma-delta modulator 202. - Subsequently, the array of
power transistors 204 output high frequency high power signals to the combiner andreconstruction filter 206, before a combined resultant RF modulated signal is radiated fromantenna 210. - Referring to
FIG. 3 , an example of a band-pass second order sigma-delta modulator 300, for example the band-pass second order sigma-delta modulator 202 fromFIG. 2 is illustrated. The band-pass second order sigma-delta modulator 300 comprises band-pass sigma-delta architecture 350 and aquantizer 360. - In this example, the band-pass sigma-
delta architecture 350 forms a second order modulator, comprising a first adder module 302 (e.g. adding input ‘X’ (as illustrated) and a digitally modulated signal viafeedback branch 316, and subtracting therefrom a digitally modulated signal via feedback branch 314), afirst delay 304, second adder module 306 (adding the delayed output fromfirst delay 304 and a gain-adjusted digitally modulated signal viafeedback branch 314, and subtracting therefrom a gain-adjusted digitally modulated output signal via feedback branch 316),second delay 308, and first andsecond gain coefficients - In this example, delays 304, 308 may be produced by integrator modules, and
adder modules - Further, in this example, gain
coefficients feedback branches delta modulator 300, where thegain coefficient 310 is the opposite polarity ofgain coefficient 312 and where thefeedback branch 314 is applied to adder 302 in the opposite polarity offeedback branch 316. The feedback, gain-adjusted signals are either added to, or subtracted from, signals routed through the main signal path atsecond adder module 306, in a typical second order sigma-delta modulator manner. - In this example, however, the band-pass second order sigma-
delta architecture 350 receives a baseband signal ‘X’, and modulates the signal directly at the desired RF frequency. In some examples, the band-pass second order sigma-delta architecture 350 oversamples the baseband signal ‘X’ by, say, three or four times the desired RF frequency. In some examples, this may reduce quantization noise within the signal band by spreading a fixed quantization noise power over a bandwidth that may be much larger than the signal band. - In this example, the baseband signal ‘X’ is passed through the band-pass second order sigma-
delta architecture 350, wherein an output sample onfeedback branch 314 located before thequantizer 360, is fed back toadder module 302 and subtracted from baseband signal ‘X’. Further, an output ‘Y’ 316, notably located after thequantizer 360, is also fed back toadder 302 and added to baseband signal ‘X’ and the sample fed back on thefeedback branch 304. The resultant combined signal output fromfirst adder module 302 is input to and delayed by thefirst delay 304. The delayed signal is then output, modified based ongain coefficients second delay 308. In some examples,coefficients feedback branches - In some examples, the sampling frequency of the band-pass second order sigma-
delta architecture 350 is arranged to be around three to four times the desired RF frequency, i.e. oversampled, the gain applied tofeedback branches feedback branches coefficients - Therefore, utilising a sampling frequency, which may be, for example, three to four times the output RF may allow for a higher operating RF at the output.
- In this example, the gain coefficients ‘C’ 310, 312 may be represented by the following equation in Eq. [1]:
-
- Where: θ refers to the position of a pair of complex zeroes on the Z-
plane 380, as shown. - Thus, as shown in equation [1]:
-
- if fsd=4*fnotch (i.e. the sampling frequency (fsd) of the band-pass second order sigma-
delta architecture 350 is set to be four times the desired RF frequency (fnotch)), c=2 cos(2pi/4)=0; hence, gain coefficients ‘C’ 310, 312 are advantageously removed; and - if fsd=3*fnotch (i.e. the sampling frequency (fsd) of the band-pass second order sigma-
delta architecture 350 is set to be three times the desired RF frequency (fnotch)), c=2 cos(2pi/3)=−1; hence, the ‘minus’ and ‘plus’ signs in theadders delta architecture 350 must be swapped and the gain coefficients ‘C’ 310, 312 advantageously removed (thereby providing unity gain).
- if fsd=4*fnotch (i.e. the sampling frequency (fsd) of the band-pass second order sigma-
- Therefore, gain
coefficients feedback branches second adder module 306. - In this example, the position of the complex zero pair determines the frequency of the resultant RF signal, wherein the transfer function for the sigma-
delta architecture 350 andquantizer 360 is illustrated in Eq. [2]. -
- Thus, in examples where the sampling frequency (fsd) of the band-pass second order sigma-
delta architecture 350 is set to be around four times the desired RF frequency (fnotch), as shown in thespectral plot 390, then Eq. 1 will reduce to C=0.Spectral plot 390 illustrates a spectrum of two WCDMA signals using a band-pass second order sigma-delta architecture 350 prior to reconstruction, with a 7-state quantizer (using equal step size, seeFIG. 5 ) and four times oversampling. In this example, therefore, gaincoefficients feedback branches adder module 306. As a result, gaincoefficients - Thus, an advantage of utilising sampling frequencies of substantially around three or four times the required output RF, may be that
simpler gain coefficient - In some examples, a desired output frequency may be arranged to locate one notch (fnotch) at the desired output frequency, in order to improve adjacent channel level ratio (ACLR).
- Further, in this example, setting
gain coefficients delta architecture 350 andquantizer 360, as well as increase the speed of the modulator. - In some further examples, if the transmitted RF frequency requires changing, it is easier to change the sampling frequency of the band-pass sigma-delta modulator in order to maintain a particular ratio between the modulator sampling frequency and the output RF frequency, rather than tuning gain coefficients, in order to change a location of at least one complex pair of zeroes. In some examples, either the ratio is fixed and the frequency is tuned, or the frequency is fixed and the ratio is adjusted. Thus, in this manner, it may be beneficial to tune a
frequency synthesizer 208, for example PLL fromFIG. 2 , in order to set the sampling frequency of the modulator and, therefore, the location of the desired notch frequency of the output RF signal, rather than to tunegain coefficients delta modulator 300 to be implemented, that requires only an additive inverse or a simplified gain such as an unity gain. - Referring to
FIG. 4 , a further example of a band-pass fourth order sigma-delta modulator 400, for example as could be implemented as the band-pass sigma-delta modulator 202 fromFIG. 2 , is illustrated. The band-pass fourth order sigma-delta modulator 400 comprises band-pass sigma-delta architecture 450 and aquantizer 460. - In this example, the band-pass sigma-
delta architecture 450 forms a fourth order modulator, comprising a number ofadder modules 402, a number ofdelays 404, a number of gain coefficients (c+d) 406, and a number of gain coefficients (2+cd) 408. - The band-pass sigma-
delta architecture 450, may improve signal to noise ratio (SNR) and adjacent channel level ratio (ACLR), when compared to a second order device, for example the band-pass sigma-delta architecture 350 inFIG. 3 . However, the band-pass sigma-delta architecture 350 ofFIG. 3 may provide a higher efficiency compared to band-pass sigma-delta architecture 450 ofFIG. 4 , as more energy is generated out-of-band and then filtered, thereby decreasing the efficiency of high order sigma-delta modulators. - Much of the operation of band-pass sigma-
delta architecture 450 is similar to the operation of band-pass sigma-delta architecture 350 inFIG. 3 , other than that the number ofdelays 404 andadder modules 402 has increased and the gain coefficient values are different. - Further, in this example, there are two complex pairs of zeroes, namely complex zero pair ‘c’ and complex zero pair ‘d’. Example locations for complex zero pair ‘c’ and complex zero pair ‘d’ is illustrated by 480.
- Referring to this example, complex zero pair ‘c’ is defined by Eq. 3, and complex zero pair ‘d’ is defined by Eq. 4.
-
- where: the delta value is the frequency difference between the desired frequency of the RF signal and the location of the notches.
- In this example implementation, the notches are placed around a ‘middle frequency’, where the modulated RF spectrum will stand (in the middle of the notches). In other words, the locations of the notches are ‘fmiddle+delta’ and ‘fmiddle−delta’.
- In some examples, if the sampling frequency (fsd) of the band-pass sigma-
delta architecture 450 is set to be around four times that of the desired RF frequency (fnotch) as shown in thespectral plot 490, gain coefficient ‘c’ may simplify to 1−Δ, and gain coefficient ‘d’ may simplify to 1+Δ. As a result, gain coefficient (c+d) 406 may simplify to −2−2Δ, and gain coefficient (2+cd) 408 may simplify to 2+(1−Δ2).Spectral plot 490 again illustrates a spectrum of two WCDMA signals using a band-pass second order sigma-delta architecture 350 prior to reconstruction, with a 7-state quantizer (using equal step size, seeFIG. 5 ) and four times oversampling. In some examples, this may simplify the implementation of band-pass sigma-delta architecture 450 compared to utilising other sampling frequencies, as the gain required bygain coefficients - In some other examples, fsd of the band-pass sigma-
delta architecture 450 may be set to around four times that of the desired RF frequency (fnotch). As a result, gain coefficient ‘c’ may simplify to and gain coefficient ‘d’ may simplify to ‘Δ’. Therefore, gain coefficient ‘c+d’ 406 may simplify to zero, and gain coefficient ‘2+cd’ 408 may simplify to ‘−Δ2’. In this example, and referring to the sampling frequency fsd being 4*fnotch, the implementation of the band-pass sigma-delta architecture 450 may be easier than that of the band-pass sigma-delta architecture 450 utilising a sampling frequency of 3*fnotch. - In some examples, utilising a sampling frequency fsd that is either equal, or close, to 3*fnotch or 4*fnotch, may result in the gain required to be implemented by gain coefficients ‘c’ and ‘d’ in order to operate the band-pass sigma-
delta architectures - As discussed previously in relation to
FIG. 3 , it may be advantageous to also not tune the ‘c’ and ‘d’ gain coefficients inFIG. 4 , if the desired RF frequency is to be changed. It may be beneficial to change the operating frequency of the band-pass sigma-delta architecture 450, utilising a frequency synthesizer, such as a PLL for example, in order to maintain either a three or four times increase in fsd when compared to fnotch, rather than change the position of the complex zero pairs via the ‘c’ and ‘d’ gain coefficients. - Referring to
FIG. 5 , examples of a fixed-stepmulti-level quantizer operation 520 and an an example of a variable-step multi-level quantizer operation 560, for example as could be used asquantizer 360 inFIG. 3 orquantizer 460 inFIG. 4 , are illustrated. The multi-level quantizer models the amplifier and combiner transfer function, and may increase the level of quantization thereby reducing the quantization error (Qe) and therefore the energy outside the desired bandwidth. In some examples, this may lead to better efficiency of switch mode power amplifiers, for example switch mode power amplifiers utilising band-pass sigma-delta architectures as herein described. - Referring to fixed-step
multi-level quantizer operation 520, the step sizes for each quantization level are uniform, thereby leading to, in this example, a uniformquantization error Qe 522. Further, as all the states of fixed-stepmulti-level quantizer operation 520 are equally spaced, the higher steps tend not to be utilised. - Thus, in some examples, it may be advantageous to utilise a variable-step multi-level quantizer that has a non-uniform step size, for example as illustrated with reference to quantizer operation 560. In some examples, a non-uniform step size in the most often used regions of the quantizer may improve the occurrence of each level. Here, as the higher levels of quantization are not often used in comparison with the lower quantization levels, it may be possible to mitigate heating and therefore behavioural changes in the quantizer transfer function when there is a power transistor per quantizer level (e.g. distribute the signal occurrence across a larger number of power transistors). Thus, for example, it may be possible to facilitate cooling of a band-pass power switch modulator, for example band-pass
power switch modulator 202 by employing a non-uniform step size facilitating cooling of switches, for example the array ofpower transistors 204 inFIG. 2 . - In some examples, the states of the quantizer operation 560 may be placed closer at lower level and further away as the quantizer state levels rise. This may allow for an improved distribution of active switches, which may allow for improved cooling of the active switches, array of
power transistors 204, and therefore the band-pass power switch modulator, thereby improving efficiency. - In some examples, increasing the number of quantization levels/states may increase the SNR, but may also increase complexity of the band-pass power switch modulator.
- In some other examples, a seven state/level quantizer may provide a good trade-off between SNR performance and complexity.
- Further, in some examples, utilising a quantizer with a varying step size may increase efficiency of the band-pass power switch modulator.
- In addition, in some examples, the aforementioned communication unit may employ a ratio of a sampling frequency employed by the digital band-pass sigma-delta modulator to a radio frequency (RF) output from the power digital to analog converter by fixing the ratio and tuning the frequency, or where the frequency is fixed and the ratio is adjusted.
- Referring to
FIG. 6 , aflow chart 600 of an operation of a band-pass sigma-delta modulator, for example the band-pass sigma-delta modulator shown inFIGS. 3 and 4 , is illustrated. - Initially, at 602, the band-pass sigma-delta modulator receives a series of baseband (digitally modulated) signals. At 604, the desired output RF notch frequency (fnotch) is determined, which may, for example, be user defined, or defined by the band-pass sigma-delta modulator. At 606, the band-pass sigma-delta modulator may be tuned, via a frequency synthesizer, such as a PLL for example, to set the sampling frequency and, therefore, the location of the desired RF output signal. In some examples, modifying the sampling frequency may be preferable to modifying positions of ‘c’ (and in fourth order sigma-delta modulators, ‘d’) gain coefficients of the band-pass sigma-delta modulator.
- At 608, the band-pass sigma-delta modulator may fix/maintain the ratio between the sampling frequency fsd and the desired RF output signal (e.g. a notch frequency (fnotch)). In some examples, the ratio between fsd and fnotch may be set to be 3:1 or 4:1. In other examples, the ratio between fsd and fnotch may be located somewhere between two and eight times the desired output RF signal frequency.
- In some other examples, the ratio may be dynamically changed in order to maintain a desired ratio between fsd and fnotch, or to vary the ratio between two and eight times the desired output RF signal frequency.
- In some examples, by only changing the sampling frequency of the band-pass sigma-delta modulator, rather than modifying ‘c’ and ‘d’ gain coefficients, the ratio between fsd and fnotch may be maintained. Therefore, the location of complex zero pairs may be maintained, thereby allowing for a simpler implementation for gain values for the band-pass sigma-delta modulator.
- At 608, the band-pass sigma-delta modulator may optionally output signals to an array of power amplifiers, wherein the array of power amplifiers may be weighted according to a quantizer transfer function. In some examples the quantizer transfer function may employ a uniform or non-uniform step size.
- Referring to
FIG. 7 , aflow chart 700 of an operation of a switched mode power amplifier, incorporating some aspects of the invention is illustrated. As known to those skilled in the art, the operations of such a switched mode power amplifier employing a band-pass sigma-delta modulator and a quantizer substantially operate in parallel, as the signals are routed through (and fed back within) the band-pass sigma-delta modulator and quantizer. - Initially at 702, the switched mode power amplifier receives input baseband (digitally modulated) signals. At 704, the switched mode power amplifier may oversample the baseband signals. In some examples, the switched mode power amplifier may oversample the baseband signals by three or four times the desired RF output signal frequency. In some other examples, the switch mode power amplifier may oversample the baseband signals by between two and eight times the desired RF output signal frequency.
- Therefore, in some examples, a sigma-delta mode power amplifier may be operable to convert baseband signals into a modulated stream of digital signals.
- At 706, the switched mode power amplifier may output signals to an array of power amplifiers. In some examples, the output signals may be a modulated stream of digital pulses, which may optionally be weighted according to a relevant quantizer transfer function. Therefore, in some examples, the switched mode power amplifier may optionally be optimised according to efficiency based on set quantizer levels.
- At 708, the switched mode power amplifier may output high frequency (digitally modulated) signals from the array of power amplifiers, which are them input to a combiner/reconstruction filter, before outputting the desired RF output signal via an antenna at 710.
- In some examples, utilising a band-pass sigma-delta modulator within a switched mode power amplifier may increase the efficiency of the switched mode power amplifier. Further, in some examples, the use of a band-pass sigma-delta modulator as herein described may convert baseband signals to a digitally modulated stream of digital pulses provided to the array of power transistors, thereby negating a requirement to have some components in the transmitter path, which may comprise variable gain amplifiers (VGAs), mixers, etc.
- In the foregoing specification, the invention has been described with reference to specific examples of embodiments of the invention. It will, however, be evident that various modifications and changes may be made therein without departing from the scope of the invention as set forth in the appended claims and that the claims are not limited to the specific examples described above.
- The connections as discussed herein may be any type of connection suitable to transfer signals from or to the respective nodes, units or devices, for example via intermediate devices. Accordingly, unless implied or stated otherwise, the connections may for example be direct connections or indirect connections. The connections may be illustrated or described in reference to being a single connection, a plurality of connections, unidirectional connections, or bidirectional connections. However, different embodiments may vary the implementation of the connections. For example, separate unidirectional connections may be used rather than bidirectional connections and vice versa. Also, plurality of connections may be replaced with a single connection that transfers multiple signals serially or in a time multiplexed manner. Likewise, single connections carrying multiple signals may be separated out into various different connections carrying subsets of these signals. Therefore, many options exist for transferring signals.
- Although specific conductivity types or polarity of potentials have been described in the examples, it will be appreciated that conductivity types and polarities of potentials may be reversed.
- Each signal described herein may be designed as positive or negative logic. In the case of a negative logic signal, the signal is active low where the logically true state corresponds to a logic level zero. In the case of a positive logic signal, the signal is active high where the logically true state corresponds to a logic level one. Note that any of the signals described herein can be designed as either negative or positive logic signals. Therefore, in alternate embodiments, those signals described as positive logic signals may be implemented as negative logic signals, and those signals described as negative logic signals may be implemented as positive logic signals.
- Furthermore, the terms ‘assert’ or ‘set’ and ‘negate’ (or ‘de-assert’ or ‘clear’) are used herein when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state is a logic level zero. And if the logically true state is a logic level zero, the logically false state is a logic level one.
- Those skilled in the art will recognize that the boundaries between logic blocks are merely illustrative and that alternative embodiments may merge logic blocks or circuit elements or impose an alternate decomposition of functionality upon various logic blocks or circuit elements. Thus, it is to be understood that the architectures depicted herein are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality.
- Any arrangement of components to achieve the same functionality is effectively ‘associated’ such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as ‘associated with’ each other such that the desired functionality is achieved, irrespective of architectures or intermediary components. Likewise, any two components so associated can also be viewed as being ‘operably connected,’ or ‘operably coupled,’ to each other to achieve the desired functionality.
- Furthermore, those skilled in the art will recognize that boundaries between the above described operations merely illustrative. The multiple operations may be combined into a single operation, a single operation may be distributed in additional operations and operations may be executed at least partially overlapping in time. Moreover, alternative embodiments may include multiple instances of a particular operation, and the order of operations may be altered in various other embodiments.
- Also for example, in one embodiment, the illustrated examples may be implemented as circuitry located on a single integrated circuit or within a same device. Alternatively, the examples may be implemented as any number of separate integrated circuits or separate devices interconnected with each other in a suitable manner.
- Also for example, the examples, or portions thereof, may implemented as soft or code representations of physical circuitry or of logical representations convertible into physical circuitry, such as in a hardware description language of any appropriate type.
- Also, the invention is not limited to physical devices or units implemented in non-programmable hardware but can also be applied in programmable devices or units able to perform the desired device functions by operating in accordance with suitable program code, such as mainframes, minicomputers, servers, workstations, personal computers, notepads, personal digital assistants, electronic games, automotive and other embedded systems, cell phones and various other wireless devices, commonly denoted in this application as ‘computer systems’.
- However, other modifications, variations and alternatives are also possible. The specifications and drawings are, accordingly, to be regarded in an illustrative rather than in a restrictive sense.
- In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word ‘comprising’ does not exclude the presence of other elements or steps then those listed in a claim. Furthermore, the terms ‘a’ or ‘an,’ as used herein, are defined as one or more than one. Also, the use of introductory phrases such as ‘at least one’ and ‘one or more’ in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles ‘a’ or ‘an’ limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases ‘one or more’ or ‘at least one’ and indefinite articles such as ‘a’ or ‘an.’ The same holds true for the use of definite articles. Unless stated otherwise, terms such as ‘first’ and ‘second’ are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. The mere fact that certain measures are recited in mutually different claims does not indicate that a combination of these measures cannot be used to advantage.
Claims (17)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IB2014000803 | 2014-03-31 | ||
WOPCT/IB2014/000803 | 2014-03-31 | ||
IBPCT/IB2014/000803 | 2014-03-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150280732A1 true US20150280732A1 (en) | 2015-10-01 |
US9166617B1 US9166617B1 (en) | 2015-10-20 |
Family
ID=54191784
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/574,568 Active US9166617B1 (en) | 2014-03-31 | 2014-12-18 | Communication unit, digital band-pass sigma-delta modulator and method therefor |
Country Status (1)
Country | Link |
---|---|
US (1) | US9166617B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016106790A1 (en) | 2016-04-13 | 2017-10-19 | Forschungsverbund Berlin E.V. | Modulator for a digital amplifier |
CN109428600A (en) * | 2017-08-25 | 2019-03-05 | 联发科技股份有限公司 | For improving the sigma-delta modulator and system of the spectrum efficiency of wired interconnection |
US10763888B1 (en) * | 2019-05-09 | 2020-09-01 | Nxp B.V. | Metastability shaping technique for continuous-time sigma-delta analog-to-digital converters |
US11336316B2 (en) * | 2019-02-25 | 2022-05-17 | Nokia Solutions And Networks Oy | Transmission and/or reception of radio frequency signals |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9853654B2 (en) * | 2015-02-25 | 2017-12-26 | Qualcomm Incorporated | Error-feedback digital-to-analog converter (DAC) |
TWI703813B (en) * | 2019-04-23 | 2020-09-01 | 瑞昱半導體股份有限公司 | Signal compensation device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090238258A1 (en) * | 2006-06-27 | 2009-09-24 | Telefonaktiebolaget L M Ericsson (Publ) | Switched Mode Power Amplification |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7061989B2 (en) | 2004-05-28 | 2006-06-13 | Texas Instruments Incorporated | Fully digital transmitter including a digital band-pass sigma-delta modulator |
-
2014
- 2014-12-18 US US14/574,568 patent/US9166617B1/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090238258A1 (en) * | 2006-06-27 | 2009-09-24 | Telefonaktiebolaget L M Ericsson (Publ) | Switched Mode Power Amplification |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016106790A1 (en) | 2016-04-13 | 2017-10-19 | Forschungsverbund Berlin E.V. | Modulator for a digital amplifier |
WO2017178534A1 (en) | 2016-04-13 | 2017-10-19 | Forschungsverbund Berlin E.V. | Modulator for a digital amplifier |
US10476517B2 (en) * | 2016-04-13 | 2019-11-12 | Forschungsverbund Berlin E.V. | Modulator for a digital amplifier |
EP3443663B1 (en) * | 2016-04-13 | 2021-03-24 | Forschungsverbund Berlin E.V. | Modulator for a digital amplifier |
DE102016106790B4 (en) | 2016-04-13 | 2022-02-24 | Ferdinand-Braun-Institut gGmbH, Leibniz- Institut für Höchstfrequenztechnik | Modulator for a digital amplifier |
CN109428600A (en) * | 2017-08-25 | 2019-03-05 | 联发科技股份有限公司 | For improving the sigma-delta modulator and system of the spectrum efficiency of wired interconnection |
US11336316B2 (en) * | 2019-02-25 | 2022-05-17 | Nokia Solutions And Networks Oy | Transmission and/or reception of radio frequency signals |
US10763888B1 (en) * | 2019-05-09 | 2020-09-01 | Nxp B.V. | Metastability shaping technique for continuous-time sigma-delta analog-to-digital converters |
Also Published As
Publication number | Publication date |
---|---|
US9166617B1 (en) | 2015-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9166617B1 (en) | Communication unit, digital band-pass sigma-delta modulator and method therefor | |
US7715493B2 (en) | Digital transmitter and methods of generating radio-frequency signals using time-domain outphasing | |
CN102422528B (en) | RF amplifier with digital filter for polar transmitter | |
US7061989B2 (en) | Fully digital transmitter including a digital band-pass sigma-delta modulator | |
US9647866B2 (en) | RF transmitter, integrated circuit device, wireless communication unit and method therefor | |
US9088319B2 (en) | RF transmitter architecture, integrated circuit device, wireless communication unit and method therefor | |
EP2515444B1 (en) | RF transmitter and method therefor | |
US9559879B2 (en) | PA cell, PA module, wireless communication unit, RF transmitter architecture and method therefor | |
US9813086B2 (en) | RF transmitter, integrated circuit device, wireless communication unit and method therefor | |
WO2006033722A2 (en) | Method and apparatus for a fully digital quadrature modulator | |
US20100124290A1 (en) | Digital Signal Transmission for Wireless Communication | |
US10129055B2 (en) | PA cell, PA module, wireless communication unit, RF transmitter architecture and method therefor | |
KR20170083109A (en) | System and method for generating a multi-band signal | |
CN103916092A (en) | Hybrid Digital/Analog Power Amplifier | |
US10560126B2 (en) | Mixed-mode millimeter-wave transmitter | |
WO2018198409A1 (en) | Radio frequency (rf) transmitter and noise mitigation device | |
Cordeiro et al. | All-digital transmitter with a mixed-domain combination filter | |
US10523478B1 (en) | System and method for generating high speed digitized-RF signals | |
WO2012153567A1 (en) | Digital modulator | |
US8792578B2 (en) | Method and apparatus of switched amplification having improved efficiency | |
Cordeiro | Novel Architectures for Flexible and Wideband All-Digital Transmitters | |
JP6177057B2 (en) | IC for wireless communication | |
Nuyts et al. | Digital Transmitter Architectures: Overview |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEAULATON, HUGUES;NANAN, JEAN-CHRISTOPHE;SIGNING DATES FROM 20140401 TO 20140403;REEL/FRAME:034540/0317 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:035033/0001 Effective date: 20150213 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:035033/0923 Effective date: 20150213 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:035034/0019 Effective date: 20150213 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037358/0001 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037444/0535 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037444/0444 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241 Effective date: 20161107 Owner name: NXP USA, INC., TEXAS Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041260/0850 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001 Effective date: 20160218 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |