US20150279661A1 - Fine pattern structures having block co-polymer materials - Google Patents
Fine pattern structures having block co-polymer materials Download PDFInfo
- Publication number
- US20150279661A1 US20150279661A1 US14/738,725 US201514738725A US2015279661A1 US 20150279661 A1 US20150279661 A1 US 20150279661A1 US 201514738725 A US201514738725 A US 201514738725A US 2015279661 A1 US2015279661 A1 US 2015279661A1
- Authority
- US
- United States
- Prior art keywords
- patterns
- polymer
- layer
- block
- brush
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229920001400 block copolymer Polymers 0.000 title claims abstract description 34
- 239000002861 polymer material Substances 0.000 title description 40
- 229920000642 polymer Polymers 0.000 claims abstract description 112
- 239000000463 material Substances 0.000 claims description 47
- 229920003229 poly(methyl methacrylate) Polymers 0.000 claims description 27
- 239000004926 polymethyl methacrylate Substances 0.000 claims description 27
- 239000004065 semiconductor Substances 0.000 claims description 15
- 239000004793 Polystyrene Substances 0.000 claims description 14
- 239000002184 metal Substances 0.000 claims description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 125000002887 hydroxy group Chemical group [H]O* 0.000 claims description 4
- 238000009413 insulation Methods 0.000 claims description 3
- 238000000034 method Methods 0.000 description 39
- 229920002717 polyvinylpyridine Polymers 0.000 description 14
- 229920002223 polystyrene Polymers 0.000 description 12
- 239000000758 substrate Substances 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 8
- 239000003960 organic solvent Substances 0.000 description 8
- 229920001490 poly(butyl methacrylate) polymer Polymers 0.000 description 8
- 229920001577 copolymer Polymers 0.000 description 7
- 239000004205 dimethyl polysiloxane Substances 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- 238000005468 ion implantation Methods 0.000 description 7
- 238000000206 photolithography Methods 0.000 description 7
- 229920000435 poly(dimethylsiloxane) Polymers 0.000 description 7
- 239000005062 Polybutadiene Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 238000001900 extreme ultraviolet lithography Methods 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 229920002857 polybutadiene Polymers 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- 239000007795 chemical reaction product Substances 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920001195 polyisoprene Polymers 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 229920003171 Poly (ethylene oxide) Polymers 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000003618 dip coating Methods 0.000 description 2
- 229920001519 homopolymer Polymers 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000005191 phase separation Methods 0.000 description 2
- 229920001485 poly(butyl acrylate) polymer Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000001338 self-assembly Methods 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- -1 mother boards Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920000434 poly[(mercaptopropyl)methylsiloxane] polymer Polymers 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24479—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness
- Y10T428/24612—Composite web or sheet
- Y10T428/2462—Composite web or sheet with partial filling of valleys on outer surface
Definitions
- integrated circuits may include fine patterns having minimum feature sizes between 20 nanometers and 30 nanometers.
- New patterning techniques, along with current photolithography techniques, should be developed to realize such fine patterns.
- Embodiments of the present disclosure relate to semiconductor devices, and more particularly, to fine pattern structures having block co-polymer materials.
- Various embodiments are directed to fine pattern structures having block co-polymer materials.
- a fine pattern structure includes a layer including protrusion portions and recess portions which are alternately arrayed, buried polymer patterns filling recess regions disposed on the recess portions and located between the protrusion portions, brush patterns on the protrusion portions, and a block co-polymer layer phase-separated into first polymer block patterns on the brush patterns and second polymer block patterns on the buried polymer patterns.
- FIG. 1 is a perspective view illustrating a fine pattern structure according to some embodiments of the present disclosure
- FIGS. 2 to 19 are schematic views illustrating a method of fabricating a fine pattern structure according to some embodiments of the present disclosure
- FIGS. 20 , 21 and 22 are cross-sectional views illustrating an example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure.
- FIG. 23 is a cross-sectional view illustrating another example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure.
- the following embodiments provide fine pattern structures.
- the fine pattern structures include a layer composed or formed of protrusion portions and recess portions that alternate in a horizontal direction and various patterns disposed on the protrusion portions of the layer.
- the patterns are used as mask patterns.
- the fine pattern structures may constitute or be utilized by memory devices or logic devices.
- the memory devices may include dynamic random access memory (DRAM) devices, static random access memory (SRAM) devices, flash memory devices, magnetic random access memory (MRAM) devices, phase changeable random access memory (PcRAM) devices, resistive random access memory (ReRAM) devices or ferroelectric random access memory (FeRAM) devices, and so on
- the logic devices may include controllers, microprocessors, processors, and so on.
- a fine pattern structure 100 may include a layer 110 having protrusion portions 111 (or, pillars) and recess portions 112 (or, trenches), such as protrusion portions 111 and recess portions 112 that alternate in a first direction.
- the layer 110 may be a semiconductor substrate, such as a silicon substrate, and/or an insulation layer disposed on a substrate.
- the layer 110 may have a surface structure defined by the layout of the alternating protrusion portions 111 and recess portions 112 .
- the protrusion portions 111 and the recess portions 112 may have a stripe shape extending in a second direction that is perpendicular to the first direction.
- a width W 1 of each protrusion portion 111 may be equal to a width W 2 of each recess portion 112 .
- the width W 2 of each recess portion 112 may be less than the width W 1 of each protrusion portion 111 .
- Recessed spaces, or regions may be formed by or in the recess portions 112 , and be located between the protrusion portions 111 .
- Material patterns 120 may be disposed in lower regions of the recess regions.
- the material patterns 120 may be polysilicon patterns doped with impurities and/or metal patterns.
- the polysilicon patterns and/or the metal patterns may be used as buried electrode patterns.
- the recess regions may be filled with polymer patterns 130 , such as buried polymer patterns 130 .
- the polymer patterns 130 may be disposed on the material patterns 120 .
- top surfaces of the polymer patterns 130 may be coplanar with top surfaces of the protrusion portions 111 .
- a block co-polymer (BCP) layer 150 is disposed on the polymer patterns 130 and the protrusion portions 111 .
- the BCP layer 150 may include first polymer blocks 151 disposed on top surfaces of the protrusion portions 111 and second polymer blocks 152 disposed on the polymer patterns 130 .
- the first polymer blocks 151 may be separated from the protrusion portions 111 by brush patterns 140 disposed between the protrusion portions 111 and the first polymer blocks 151 .
- the buried polymer patterns 130 may include a material that reacts with the second polymer blocks 152 .
- some or all of the buried polymer patterns 130 may include polymethylmethacrylate (PMMA) blocks.
- the brush patterns 140 may include a material that reacts with the first polymer blocks 151 thereon.
- some or all of the brush patterns 140 may include polystyrene (PS) blocks.
- the brush patterns 140 may include terminal groups that chemically combine with the material that forms the layer 110 . For example, when the layer 110 is a silicon layer, the brush patterns 140 may include PS blocks having terminal groups of hydroxyl groups (—OH).
- the first polymer blocks 151 may be disposed such that they align with the brush patterns 140
- the second polymer blocks 152 may be disposed such that they align with the polymer patterns 130 .
- Top surfaces of the first polymer blocks 151 may be coplanar with top surfaces of the second polymer blocks 152 .
- the second polymer blocks 152 and the polymer patterns 130 may be selectively removed. After the second polymer blocks 152 and the polymer patterns 130 are selectively removed, the first polymer blocks 151 and the brush patterns 140 remaining on top surfaces of the protrusion portions 111 may be used as mask patterns protecting the top surfaces of the protrusion portions 111 when subsequent manufacturing processes (e.g., etching) are performed.
- the BCP layer 150 may include a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer.
- PS-PMMA polystyrene-polymethylmethacrylate
- the brush patterns 140 and the first polymer blocks 151 may be PS blocks
- the polymer patterns 130 and the second polymer blocks 152 may be PMMA blocks.
- the BCP layer 150 may include a polybutadiene-polybutylmethacrylate co-polymer, a polybutadiene-polydimethylsiloxane co-polymer, a polybutadiene-polymethylmethacrylate co-polymer, a polybutadiene-polyvinylpyridine co-polymer, a polybutylacrylate-polymethylmethacrylate co-polymer, a polybutylacrylate-polyvinylpyridine co-polymer, a polyisoprene-polyvinylpyridine co-polymer, a polyisoprene-polymethylmethacrylate co-polymer, a polyhexylacrylate-polyvinylpyridine co-polymer, a polyisobutylene-polybutylmethacrylate co-polymer, a polyisobutylene-polymethylmethacrylate co-polymer,
- An example photolithography apparatus used to form integrated circuit patterns may include a photoresist coater, an exposure unit, and a developer.
- Such a photolithography apparatus and accompanying processes may easily and effectively realize or develop integrated circuit patterns on a large areal substrate, with respect to uniformity, registration, overlay, and/or geometric layout of the integrated circuit patterns.
- the pattern resolution R may be expressed by the following equation (equation 1):
- ⁇ represents the wavelength of light used in the photolithography apparatus
- NA represents a numerical aperture of a lens module used in the photolithography apparatus
- k1 is a constant associated with process parameters.
- the wavelength ⁇ or the constant value k1 could be reduced, or the numerical aperture NA could be increased.
- Attempts to reduce the wavelength ⁇ have typically resulted in advanced photolithography processes that use light having a wavelength of about 193 nanometers to form fine patterns.
- e-beam lithography technologies or extreme ultraviolet (EUV) lithography technologies have been developed to form fine patterns having a critical dimension (CD), or a minimum feature size (MFS), of about 40 nanometers or less.
- the EUV ray used in EUV lithography technologies has a short wavelength of about 13.5 nanometers.
- EUV lithography technologies seem useful candidates for next-generation lithography technologies.
- a EUV ray has high photon energy, and, therefore, the EUV ray may damage the EUV lithography apparatuses and it may be difficult to control the exposure energy absorbed in a photoresist layer used when forming the fine patterns.
- photoresist materials exhibiting a low and stable line width roughness (LWR) have been developed to form nano-scale patterns.
- CAR chemically amplified resist
- the CAR materials may induce the generation of acid in order to sensitively react to light. Accordingly, fine patterns having a minimum feature size of about 50 nanometers may be obtained using the CAR materials.
- BCP block co-polymer
- the use of self-assembly of block co-polymer (BCP) materials in forming fine patterns may mitigate or solve one or more of the problems described herein.
- the BCP materials have a molecular structure that includes chemically distinct molecular chains (or polymer blocks) that combine with each other via covalent bonding and have a non-affinity between the molecular chains.
- fine phases or patterns may be formed due to the non-affinity between the molecular chains, such as phases having a range of sizes of 50 nanometers or less, 10 nanometers or less, and so on.
- an array structure (e.g., for use in lithography processes) of BCP materials may be formed on a large areal substrate that has different patterns that are alternately and repeatedly disposed. Because the self-assembly of the BCP materials used in formation of nano-scale patterns is achieved by a simple process, such as an annealing process, the fabrication cost of the nano-scale patterns may be reduced. Furthermore, since the chemical structures of the BCP materials are similar to the photoresist materials which are currently used in fabrication of semiconductor devices, the BCP materials may be easily adapted by fabrication processes of the semiconductor devices. Therefore, the BCP materials may assist in realizing interface layers between specific phases having widths of a few nanometers or less, and the LWR or the LER of the nano-scale patterns may be reduced, among other benefits.
- FIGS. 2 , 4 , 6 , 8 , 10 , 12 , 14 , 16 and 18 are plan views illustrating a method of fabricating a fine pattern structure.
- FIGS. 3 , 5 , 7 , 9 , 11 , 13 , 15 , 17 and 19 are cross-sectional views taken along lines I-I′ of FIGS. 2 , 4 , 6 , 8 , 10 , 12 , 14 , 16 and 18 , respectively.
- a layer 110 having protrusion portions 111 and recess portions 112 that alternate in a first direction is provided.
- the layer 110 may be a semiconductor substrate, such as a silicon substrate, or an insulation layer disposed on a substrate.
- the layer 110 may have a surface layout of alternating protrusion portions 111 and recess portions 112 .
- the protrusion portions 111 and the recess portions 112 may have a stripe shape extending in a second direction, which is perpendicular to the first direction.
- the width W 1 of each protrusion portion 111 may be equal to a width W 2 of each recession portion 112 .
- each recession portion 112 may be less than the width W 1 of each protrusion portion 111 .
- Recess spaces or regions may be formed by or within the recess portions 112 and/or be located between the protrusion portions 111 .
- material patterns 120 may be formed or otherwise disposed in lower regions of the recess regions.
- the material patterns 120 may be formed of a polysilicon layer doped with impurities and/or a metal layer. In some embodiments, forming the material patterns 120 may be omitted.
- a polymer layer 132 may be formed or otherwise disposed on the layer 110 and the material patterns 120 .
- the polymer layer 132 may be formed to fill the recessed regions and/or to cover the top surfaces of the protrusion portions 111 .
- the polymer layer 132 may be formed using a coating process, such as a spin coating process, a dip coating process, and/or a spray coating process.
- the polymer layer 132 may be formed by dissolving polymer materials in an appropriate organic solvent to form a solution, by coating the solution on the layer 110 and the material patterns 120 with a spin coating technique, and by baking the coated solution to remove the organic solvent.
- the polymer layer 132 is formed of the same or similar material as any material that forms a first polymer block and/or a second polymer block generated by a phase separation of a block co-polymer layer ( 150 of FIG. 15 ), which is formed in a subsequent process.
- the polymer layer 132 may be formed of the material that forms the second polymer block.
- the polymer layer 132 may be formed of a material that reacts with the second polymer block.
- the block co-polymer layer ( 150 of FIG. 15 ) is formed of a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer material
- the polymer layer 132 may be formed of a PMMA homopolymer material.
- the polymer layer 132 is etched back using a dry etch process, to form buried polymer patterns 130 in the recess regions formed by the recess portions 112 .
- the polymer layer 132 may be etched back until top surfaces of the protrusion portions 111 are exposed and/or partially exposed, resulting in the top surfaces of the buried polymer patterns 130 being substantially coplanar with the top surfaces of the protrusion portions 111 .
- the dry etch process for forming the buried polymer patterns 130 may be performed using an oxygen gas as a process gas. In such a case, the dry etch process may be performed in an inductive coupled plasma (ICP) apparatus and/or a capacitive coupled plasma (CCP) apparatus.
- ICP inductive coupled plasma
- CCP capacitive coupled plasma
- a brush layer 142 may be formed or otherwise disposed on the top surfaces of the protrusion portions 111 and the top surfaces of the buried polymer patterns 130 .
- the brush layer 142 may be formed of the same material as the material of a first polymer block or the material of a second polymer block generated by a phase separation of a block co-polymer layer ( 150 of FIG. 15 ), which is formed in a subsequent process.
- the brush layer 142 may include the polymer material of the first polymer block.
- the brush layer 142 may be formed of a material that reacts with the first polymer block.
- the brush layer 142 may be formed of a PS homopolymer material.
- the brush layer 142 may have terminal groups that chemically react and combine with the protrusion portions 111 .
- the brush layer 142 may be formed of a hydroxyl terminated polystyrene (PS—OH) material having hydroxyl terminal groups (—OH).
- PS—OH hydroxyl terminated polystyrene
- the brush layer 142 may chemically bond to the top surfaces of the protrusion portions 111 , whereas the brush layer 142 does not bond to the top surfaces of the buried polymer patterns 130 .
- the brush layer 142 may be formed using a coating process, for example, a spin coating process, a dip coating process, and/or a spray coating process.
- the brush layer 142 may be formed by dissolving PS polymer materials in an appropriate organic solvent to form a solution, by coating the solution on the protrusion portions 111 and the buried polymer patterns 130 with a spin coating technique, and by baking the coated solution to remove the organic solvent.
- portions of the brush layer 142 may be selectively removed using an appropriate organic solvent. Because the portions of the brush layer 142 on the protrusion portions 111 are chemically bonded to the protrusion portions 111 , the portions of the brush layer 142 on the protrusion portions 111 may remain, even though the brush layer 142 is exposed to the appropriate organic solvent. In contrast, because the remaining portions of the brush layer 142 on the buried polymer patterns 130 are not chemically bonded to the buried polymer patterns 130 , the remaining portions of the brush layer 142 on the buried polymer patterns 130 may be selectively removed by the appropriate organic solvent.
- the portions of the brush layer 142 on the buried polymer patterns 130 are selectively removed to expose the buried polymer patterns 130 and to form brush patterns 140 on the top surfaces of the protrusion portions 111 .
- a block co-polymer (BCP) layer 150 may be formed or otherwise disposed on the brush patterns 140 and the buried polymer patterns 130 .
- the BCP layer 150 may include two distinct polymeric chains, which combine together via covalent bonding.
- the BCP layer 150 may be formed of a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer material, including PS blocks and PMMA blocks, as described herein.
- PS-PMMA polystyrene-polymethylmethacrylate
- the BCP layer 150 may be formed of a polybutadiene-polybutylmethacrylate co-polymer material, a polybutadiene-polydimethylsiloxane co-polymer material, a polybutadiene-polymethylmethacrylate co-polymer material, a polybutadiene-polyvinyl pyridine co-polymer material, a polybutylacrylate-polymethylmethacrylate co-polymer material, a polybutylacrylate-polyvinylpyridine co-polymer material, a polyisoprene-polyvinylpyridine co-polymer material, a polyisoprene-polymethylmethacrylate co-polymer material, a polyhexylacrylate-polyvinylpyridine co-polymer material, a polyisobutylene-polybutylmethacrylate co-polymer material, a polyisobutylene
- the BCP layer 150 may be annealed to phase-separate the polymeric chains which divides the layer 150 into first polymer block patterns 151 and second polymer block patterns 152 .
- the first polymer block patterns 151 may align with the brush patterns 140 .
- the second polymer block patterns 152 may align with the polymer patterns 130 . Accordingly, the first polymer block patterns 151 and the second polymer block patterns 152 may alternate in the first direction (see FIGS. 2 and 3 ).
- the first polymer block patterns 151 may include PS blocks and the second polymer block patterns 152 may include PMMA blocks.
- the second polymer block patterns 152 and the polymer patterns 130 may be selectively removed.
- the brush patterns 140 and the first polymer block patterns 151 stacked on the protrusion portions 111 will remain after the second polymer block patterns 152 and the polymer patterns 130 are removed by the etching solution.
- the second polymer block patterns 152 and the polymer patterns 130 may be removed using a dry etch process or a wet etch process.
- the second polymer block patterns 152 and the polymer patterns 130 may be removed using an ultraviolet (UV) irradiation process.
- UV ultraviolet
- FIGS. 20 , 21 and 22 are cross-sectional views illustrating an example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure.
- a semiconductor substrate 210 is provided.
- the semiconductor substrate 210 includes pillars 211 and trenches 212 , which alternate in a first direction.
- Etch mask patterns 280 may be formed on top surfaces of the pillars 211 , and each of the etch mask patterns 280 may be formed to include a brush pattern 240 and a first polymer block pattern 251 stacked on the brush pattern 240 .
- the etch mask patterns 280 may be formed as described herein (e.g., the methods depicted in FIGS. 2 to 19 ).
- the brush patterns 240 and the first polymer block patterns 251 may be formed of a PS material.
- a metal electrode layer 310 may be formed or otherwise disposed on the etch mask patterns 280 , to fill the trenches 212 .
- buried metal electrode patterns 320 may be formed in the trenches 212 by etching back the metal electrode layer 310 using the etch mask patterns 280 as etch stop patterns.
- the etch mask patterns 280 may act or be utilized as etch stop patterns to protect the top surfaces of the pillars 211 .
- FIG. 23 is a cross-sectional view illustrating another example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure.
- a semiconductor substrate 310 is provided.
- the semiconductor substrate 310 includes pillars 311 and trenches 312 that alternate in a first direction.
- Metal electrode patterns 320 may be formed or otherwise disposed in lower regions of the trenches 312
- ion implantation mask patterns 380 may be formed on top surfaces of the pillars 311 .
- Each of the ion implantation mask patterns 380 may be formed to include a brush pattern 340 and a first polymer block pattern 351 stacked on the brush pattern 340 .
- the ion implantation mask patterns 380 may be formed as described herein (e.g., the methods depicted in FIGS. 2 to 19 ).
- the brush patterns 340 and the first polymer block patterns 351 may be formed of a PS material.
- a tilted ion implantation process may be applied to sidewalls of the pillars 311 that partially or fully form the trenches 312 , to dope the pillars 311 that correspond to active regions with impurities.
- the brush patterns 340 and the first polymer block patterns 351 may act as ion implantation masks to prevent top surfaces of the pillars 311 from being damaged by the tilted ion implantation process.
- the fine structures and methods described herein may be used in fabrication of integrated circuit (IC) chips.
- the IC chips may be supplied to users in a raw wafer form, in a bare die form, and/or in a package form.
- the IC chips may also be supplied in a single package form or in a multi-chip package form.
- the IC chips may be integrated in intermediate products, such as mother boards, and/or end products to constitute signal processing devices.
- the end products may include toys, low end application products, and/or high end application products, such as computers and mobile devices.
- the end products may include display units, keyboards, smartphones, and/or central processing units (CPUs).
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
- This application is a continuation of U.S. patent application Ser. No. 14/247,039 filed on Apr. 7, 2014, entitled FINE PATTERN STRUCTURES HAVING BLOCK CO-POLYMER MATERIALS, which claims priority under 35 U.S.C 119(a) to Korea Application No. 10-2013-0148249, filed on Dec. 2, 2013, in the Korean Intellectual Property Office, the disclosures of which are hereby incorporated by reference in their entireties.
- As the semiconductor industry continues to develop, many efforts have been focused on the fabrication of fine patterns for highly integrated circuits. For example, integrated circuits may include fine patterns having minimum feature sizes between 20 nanometers and 30 nanometers. New patterning techniques, along with current photolithography techniques, should be developed to realize such fine patterns.
- Embodiments of the present disclosure relate to semiconductor devices, and more particularly, to fine pattern structures having block co-polymer materials.
- Various embodiments are directed to fine pattern structures having block co-polymer materials.
- According to some embodiments, a fine pattern structure includes a layer including protrusion portions and recess portions which are alternately arrayed, buried polymer patterns filling recess regions disposed on the recess portions and located between the protrusion portions, brush patterns on the protrusion portions, and a block co-polymer layer phase-separated into first polymer block patterns on the brush patterns and second polymer block patterns on the buried polymer patterns.
- Embodiments of the present disclosure will become more apparent in view of the attached drawings and accompanying detailed description, in which:
-
FIG. 1 is a perspective view illustrating a fine pattern structure according to some embodiments of the present disclosure; -
FIGS. 2 to 19 are schematic views illustrating a method of fabricating a fine pattern structure according to some embodiments of the present disclosure; -
FIGS. 20 , 21 and 22 are cross-sectional views illustrating an example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure; and -
FIG. 23 is a cross-sectional view illustrating another example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure. - The following embodiments provide fine pattern structures. The fine pattern structures include a layer composed or formed of protrusion portions and recess portions that alternate in a horizontal direction and various patterns disposed on the protrusion portions of the layer. In some embodiments, the patterns are used as mask patterns.
- The fine pattern structures may constitute or be utilized by memory devices or logic devices. For example, the memory devices may include dynamic random access memory (DRAM) devices, static random access memory (SRAM) devices, flash memory devices, magnetic random access memory (MRAM) devices, phase changeable random access memory (PcRAM) devices, resistive random access memory (ReRAM) devices or ferroelectric random access memory (FeRAM) devices, and so on, and the logic devices may include controllers, microprocessors, processors, and so on.
- In the following embodiments, it will be understood that when an element is referred to as being located “on”, “over”, “above”, “under”, “beneath” or “below” another element, it can directly contact the other element or at least one element may also be disposed between the two elements.
- Referring to
FIG. 1 , afine pattern structure 100, according to some embodiments may include alayer 110 having protrusion portions 111 (or, pillars) and recess portions 112 (or, trenches), such asprotrusion portions 111 and recessportions 112 that alternate in a first direction. Thelayer 110 may be a semiconductor substrate, such as a silicon substrate, and/or an insulation layer disposed on a substrate. Thelayer 110 may have a surface structure defined by the layout of thealternating protrusion portions 111 and recessportions 112. Theprotrusion portions 111 and therecess portions 112 may have a stripe shape extending in a second direction that is perpendicular to the first direction. For example, a width W1 of eachprotrusion portion 111 may be equal to a width W2 of eachrecess portion 112. However, in some embodiments, the width W2 of eachrecess portion 112 may be less than the width W1 of eachprotrusion portion 111. Recessed spaces, or regions, may be formed by or in therecess portions 112, and be located between theprotrusion portions 111.Material patterns 120 may be disposed in lower regions of the recess regions. In some embodiments, thematerial patterns 120 may be polysilicon patterns doped with impurities and/or metal patterns. For example, the polysilicon patterns and/or the metal patterns may be used as buried electrode patterns. - The recess regions may be filled with
polymer patterns 130, such as buriedpolymer patterns 130. For example, when thematerial patterns 120 are disposed in the lower regions of the recess regions, thepolymer patterns 130 may be disposed on thematerial patterns 120. In some embodiments, top surfaces of thepolymer patterns 130 may be coplanar with top surfaces of theprotrusion portions 111. - In some embodiments, a block co-polymer (BCP)
layer 150 is disposed on thepolymer patterns 130 and theprotrusion portions 111. TheBCP layer 150 may includefirst polymer blocks 151 disposed on top surfaces of theprotrusion portions 111 andsecond polymer blocks 152 disposed on thepolymer patterns 130. Thefirst polymer blocks 151 may be separated from theprotrusion portions 111 bybrush patterns 140 disposed between theprotrusion portions 111 and thefirst polymer blocks 151. - The buried
polymer patterns 130 may include a material that reacts with thesecond polymer blocks 152. In some embodiments, some or all of the buriedpolymer patterns 130 may include polymethylmethacrylate (PMMA) blocks. Thebrush patterns 140 may include a material that reacts with thefirst polymer blocks 151 thereon. In some embodiments, some or all of thebrush patterns 140 may include polystyrene (PS) blocks. Thebrush patterns 140 may include terminal groups that chemically combine with the material that forms thelayer 110. For example, when thelayer 110 is a silicon layer, thebrush patterns 140 may include PS blocks having terminal groups of hydroxyl groups (—OH). - The
first polymer blocks 151 may be disposed such that they align with thebrush patterns 140, and thesecond polymer blocks 152 may be disposed such that they align with thepolymer patterns 130. Top surfaces of thefirst polymer blocks 151 may be coplanar with top surfaces of thesecond polymer blocks 152. The second polymer blocks 152 and thepolymer patterns 130 may be selectively removed. After thesecond polymer blocks 152 and thepolymer patterns 130 are selectively removed, thefirst polymer blocks 151 and thebrush patterns 140 remaining on top surfaces of theprotrusion portions 111 may be used as mask patterns protecting the top surfaces of theprotrusion portions 111 when subsequent manufacturing processes (e.g., etching) are performed. - In some embodiments, the
BCP layer 150 may include a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer. When the BCP layer includes the PS-PMMS co-polymer, thebrush patterns 140 and thefirst polymer blocks 151 may be PS blocks, and thepolymer patterns 130 and thesecond polymer blocks 152 may be PMMA blocks. In some embodiments, theBCP layer 150 may include a polybutadiene-polybutylmethacrylate co-polymer, a polybutadiene-polydimethylsiloxane co-polymer, a polybutadiene-polymethylmethacrylate co-polymer, a polybutadiene-polyvinylpyridine co-polymer, a polybutylacrylate-polymethylmethacrylate co-polymer, a polybutylacrylate-polyvinylpyridine co-polymer, a polyisoprene-polyvinylpyridine co-polymer, a polyisoprene-polymethylmethacrylate co-polymer, a polyhexylacrylate-polyvinylpyridine co-polymer, a polyisobutylene-polybutylmethacrylate co-polymer, a polyisobutylene-polymethylmethacrylate co-polymer, a polyisobutylene-polybutylmethacrylate co-polymer, a polyisobutylene-polydimethylsiloxane co-polymer, a polybutylmethacrylate-polybutylacrylate co-polymer, a polyethylethylene-polymethylmethacrylate co-polymer, a polystyrene-polybutylmethacrylate co-polymer, a polystyrene-polybutadiene copolymer, a polystyrene-polyisoprene co-polymer, a polystyrenepolydimethylsiloxane co-polymer, a polystyrene-polyvinylpyridine copolymer, a polyethylethylene-polyvinylpyridine co-polymer, a polyethylene-polyvinylpyridine co-polymer, a polyvinylpyridine-polymethylmethacrylate co-polymer, a polyethyleneoxidepolyisoprene co-polymer, a polyethyleneoxide-polybutadiene copolymer, a polyethyleneoxide-polystyrene co-polymer, a polyethyleneoxide-polymethylmethacrylate co-polymer, polyethyleneoxide-polydimethylsiloxane co-polymer, and/or a polystyrene-polyethyleneoxide co-polymer. - Various photolithography processes and apparatuses may be used when fabricating the fine structures described herein. An example photolithography apparatus used to form integrated circuit patterns, such as those described herein, may include a photoresist coater, an exposure unit, and a developer. Such a photolithography apparatus and accompanying processes may easily and effectively realize or develop integrated circuit patterns on a large areal substrate, with respect to uniformity, registration, overlay, and/or geometric layout of the integrated circuit patterns.
- However, typical processes may suffer from limitations in achieving a desired pattern resolution R. The pattern resolution R may be expressed by the following equation (equation 1):
-
R=k1(λ/NA) (equation 1); - where “λ” represents the wavelength of light used in the photolithography apparatus, “NA” represents a numerical aperture of a lens module used in the photolithography apparatus, and “k1” is a constant associated with process parameters. Thus, in order to improve the pattern resolution R, the wavelength λ or the constant value k1 could be reduced, or the numerical aperture NA could be increased. Attempts to reduce the wavelength λ have typically resulted in advanced photolithography processes that use light having a wavelength of about 193 nanometers to form fine patterns. In addition, e-beam lithography technologies or extreme ultraviolet (EUV) lithography technologies have been developed to form fine patterns having a critical dimension (CD), or a minimum feature size (MFS), of about 40 nanometers or less. For example, the EUV ray used in EUV lithography technologies has a short wavelength of about 13.5 nanometers. Thus, EUV lithography technologies seem useful candidates for next-generation lithography technologies. However, a EUV ray has high photon energy, and, therefore, the EUV ray may damage the EUV lithography apparatuses and it may be difficult to control the exposure energy absorbed in a photoresist layer used when forming the fine patterns.
- Alternatively, photoresist materials exhibiting a low and stable line width roughness (LWR) have been developed to form nano-scale patterns. For example, chemically amplified resist (CAR) materials have been developed to provide nano-scale patterns. The CAR materials may induce the generation of acid in order to sensitively react to light. Accordingly, fine patterns having a minimum feature size of about 50 nanometers may be obtained using the CAR materials. However, previous attempts to use CAR materials to form fine patterns having a size less than 50 nanometers have suffered from process drawbacks (e.g., agglomerated polymer chains in the CAR materials, fast diffusion of acid molecules generated in the CAR materials, the collapsing of exposed CAR materials due to strong capillarity during development, and so on), leading to limitations in controlling a CD or a line edge roughness (LER) of the resist patterns.
- The use of self-assembly of block co-polymer (BCP) materials in forming fine patterns may mitigate or solve one or more of the problems described herein. The BCP materials have a molecular structure that includes chemically distinct molecular chains (or polymer blocks) that combine with each other via covalent bonding and have a non-affinity between the molecular chains. Thus, fine phases or patterns may be formed due to the non-affinity between the molecular chains, such as phases having a range of sizes of 50 nanometers or less, 10 nanometers or less, and so on.
- For example, an array structure (e.g., for use in lithography processes) of BCP materials may be formed on a large areal substrate that has different patterns that are alternately and repeatedly disposed. Because the self-assembly of the BCP materials used in formation of nano-scale patterns is achieved by a simple process, such as an annealing process, the fabrication cost of the nano-scale patterns may be reduced. Furthermore, since the chemical structures of the BCP materials are similar to the photoresist materials which are currently used in fabrication of semiconductor devices, the BCP materials may be easily adapted by fabrication processes of the semiconductor devices. Therefore, the BCP materials may assist in realizing interface layers between specific phases having widths of a few nanometers or less, and the LWR or the LER of the nano-scale patterns may be reduced, among other benefits.
-
FIGS. 2 , 4, 6, 8, 10, 12, 14, 16 and 18 are plan views illustrating a method of fabricating a fine pattern structure.FIGS. 3 , 5, 7, 9, 11, 13, 15, 17 and 19 are cross-sectional views taken along lines I-I′ ofFIGS. 2 , 4, 6, 8, 10, 12, 14, 16 and 18, respectively. - Referring to
FIGS. 2 and 3 , alayer 110 havingprotrusion portions 111 andrecess portions 112 that alternate in a first direction is provided. Thelayer 110 may be a semiconductor substrate, such as a silicon substrate, or an insulation layer disposed on a substrate. For example, thelayer 110 may have a surface layout of alternatingprotrusion portions 111 andrecess portions 112. Theprotrusion portions 111 and therecess portions 112 may have a stripe shape extending in a second direction, which is perpendicular to the first direction. The width W1 of eachprotrusion portion 111 may be equal to a width W2 of eachrecession portion 112. However, in some embodiments, the width W2 of eachrecession portion 112 may be less than the width W1 of eachprotrusion portion 111. Recess spaces or regions may be formed by or within therecess portions 112 and/or be located between theprotrusion portions 111. - Referring to
FIGS. 4 and 5 ,material patterns 120 may be formed or otherwise disposed in lower regions of the recess regions. In some embodiments, thematerial patterns 120 may be formed of a polysilicon layer doped with impurities and/or a metal layer. In some embodiments, forming thematerial patterns 120 may be omitted. - Referring to
FIGS. 6 and 7 , apolymer layer 132 may be formed or otherwise disposed on thelayer 110 and thematerial patterns 120. Thepolymer layer 132 may be formed to fill the recessed regions and/or to cover the top surfaces of theprotrusion portions 111. Thepolymer layer 132 may be formed using a coating process, such as a spin coating process, a dip coating process, and/or a spray coating process. For example, thepolymer layer 132 may be formed by dissolving polymer materials in an appropriate organic solvent to form a solution, by coating the solution on thelayer 110 and thematerial patterns 120 with a spin coating technique, and by baking the coated solution to remove the organic solvent. - In some embodiments, the
polymer layer 132 is formed of the same or similar material as any material that forms a first polymer block and/or a second polymer block generated by a phase separation of a block co-polymer layer (150 ofFIG. 15 ), which is formed in a subsequent process. For example, thepolymer layer 132 may be formed of the material that forms the second polymer block. Alternatively, thepolymer layer 132 may be formed of a material that reacts with the second polymer block. In some embodiments, when the block co-polymer layer (150 ofFIG. 15 ) is formed of a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer material, thepolymer layer 132 may be formed of a PMMA homopolymer material. - Referring to
FIGS. 8 and 9 , thepolymer layer 132 is etched back using a dry etch process, to form buriedpolymer patterns 130 in the recess regions formed by therecess portions 112. Thepolymer layer 132 may be etched back until top surfaces of theprotrusion portions 111 are exposed and/or partially exposed, resulting in the top surfaces of the buriedpolymer patterns 130 being substantially coplanar with the top surfaces of theprotrusion portions 111. In some embodiments, the dry etch process for forming the buriedpolymer patterns 130 may be performed using an oxygen gas as a process gas. In such a case, the dry etch process may be performed in an inductive coupled plasma (ICP) apparatus and/or a capacitive coupled plasma (CCP) apparatus. - Referring to
FIGS. 10 and 11 , abrush layer 142 may be formed or otherwise disposed on the top surfaces of theprotrusion portions 111 and the top surfaces of the buriedpolymer patterns 130. Thebrush layer 142 may be formed of the same material as the material of a first polymer block or the material of a second polymer block generated by a phase separation of a block co-polymer layer (150 ofFIG. 15 ), which is formed in a subsequent process. For example, thebrush layer 142 may include the polymer material of the first polymer block. Alternatively, thebrush layer 142 may be formed of a material that reacts with the first polymer block. In some embodiments, when the block co-polymer layer (150 ofFIG. 15 ) is formed of a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer material, thebrush layer 142 may be formed of a PS homopolymer material. - The
brush layer 142 may have terminal groups that chemically react and combine with theprotrusion portions 111. For example, when thelayer 110 includingprotrusion portions 111 is a silicon layer, thebrush layer 142 may be formed of a hydroxyl terminated polystyrene (PS—OH) material having hydroxyl terminal groups (—OH). Thus, thebrush layer 142 may chemically bond to the top surfaces of theprotrusion portions 111, whereas thebrush layer 142 does not bond to the top surfaces of the buriedpolymer patterns 130. Thebrush layer 142 may be formed using a coating process, for example, a spin coating process, a dip coating process, and/or a spray coating process. For example, thebrush layer 142 may be formed by dissolving PS polymer materials in an appropriate organic solvent to form a solution, by coating the solution on theprotrusion portions 111 and the buriedpolymer patterns 130 with a spin coating technique, and by baking the coated solution to remove the organic solvent. - Referring to
FIGS. 12 and 13 , portions of thebrush layer 142 may be selectively removed using an appropriate organic solvent. Because the portions of thebrush layer 142 on theprotrusion portions 111 are chemically bonded to theprotrusion portions 111, the portions of thebrush layer 142 on theprotrusion portions 111 may remain, even though thebrush layer 142 is exposed to the appropriate organic solvent. In contrast, because the remaining portions of thebrush layer 142 on the buriedpolymer patterns 130 are not chemically bonded to the buriedpolymer patterns 130, the remaining portions of thebrush layer 142 on the buriedpolymer patterns 130 may be selectively removed by the appropriate organic solvent. Therefore, when thebrush layer 142 is exposed to the appropriate organic solvent, the portions of thebrush layer 142 on the buriedpolymer patterns 130 are selectively removed to expose the buriedpolymer patterns 130 and to formbrush patterns 140 on the top surfaces of theprotrusion portions 111. - Referring to
FIGS. 14 and 15 , a block co-polymer (BCP)layer 150 may be formed or otherwise disposed on thebrush patterns 140 and the buriedpolymer patterns 130. TheBCP layer 150 may include two distinct polymeric chains, which combine together via covalent bonding. In some embodiments, theBCP layer 150 may be formed of a polystyrene-polymethylmethacrylate (PS-PMMA) co-polymer material, including PS blocks and PMMA blocks, as described herein. Alternatively, theBCP layer 150 may be formed of a polybutadiene-polybutylmethacrylate co-polymer material, a polybutadiene-polydimethylsiloxane co-polymer material, a polybutadiene-polymethylmethacrylate co-polymer material, a polybutadiene-polyvinyl pyridine co-polymer material, a polybutylacrylate-polymethylmethacrylate co-polymer material, a polybutylacrylate-polyvinylpyridine co-polymer material, a polyisoprene-polyvinylpyridine co-polymer material, a polyisoprene-polymethylmethacrylate co-polymer material, a polyhexylacrylate-polyvinylpyridine co-polymer material, a polyisobutylene-polybutylmethacrylate co-polymer material, a polyisobutylene-polymethylmethacrylate co-polymer material, a polyisobutylene-polybutylmethacrylate co-polymer material, a polyisobutylene-polydimethylsiloxane co-polymer material, a polybutylmethacrylate-polybutylacrylate co-polymer material, a polyethylethylene-polymethylmethacrylate co-polymer material, a polystyrene-polybutylmethacrylate co-polymer material, a polystyrene-polybutadiene co-polymer material, a polystyrene-polyisoprene co-polymer material, a polystyrene-polydimethylsiloxane co-polymer material, a polystyrene-polyvinylpyridine co-polymer material, a polyethylethylene-polyvinylpyridine co-polymer material, a polyethylene-polyvinylpyridine co-polymer material, a polyvinylpyridine-polymethylmethacrylate co-polymer material, a polyethyleneoxide-polyisoprene co-polymer material, a polyethyleneoxide-polybutadiene co-polymer material, a polyethyleneoxide-polystyrene co-polymer material, a polyethyleneoxide-polymethylmethacrylate co-polymer material, a polyethyleneoxide-polydimethylsiloxane co-polymer material, or a polystyrene-polyethyleneoxide co-polymer material. - Referring to
FIGS. 16 and 17 , theBCP layer 150 may be annealed to phase-separate the polymeric chains which divides thelayer 150 into firstpolymer block patterns 151 and secondpolymer block patterns 152. The firstpolymer block patterns 151 may align with thebrush patterns 140. The secondpolymer block patterns 152 may align with thepolymer patterns 130. Accordingly, the firstpolymer block patterns 151 and the secondpolymer block patterns 152 may alternate in the first direction (seeFIGS. 2 and 3 ). When theBCP layer 150 is formed of a PS-PMMA co-polymer material and thebrush patterns 140 and thepolymer patterns 130 are formed of a PS material and a PMMA material respectively, the firstpolymer block patterns 151 may include PS blocks and the secondpolymer block patterns 152 may include PMMA blocks. - Referring to
FIGS. 18 and 19 , after theBCP layer 150 is phase-separated to form the firstpolymer block patterns 151 and the secondpolymer block patterns 152, the secondpolymer block patterns 152 and thepolymer patterns 130 may be selectively removed. For example, when etch rates of the first and secondpolymer block patterns brush patterns 140 and the firstpolymer block patterns 151 stacked on theprotrusion portions 111 will remain after the secondpolymer block patterns 152 and thepolymer patterns 130 are removed by the etching solution. In some embodiments, the secondpolymer block patterns 152 and thepolymer patterns 130 may be removed using a dry etch process or a wet etch process. Alternatively, the secondpolymer block patterns 152 and thepolymer patterns 130 may be removed using an ultraviolet (UV) irradiation process. -
FIGS. 20 , 21 and 22 are cross-sectional views illustrating an example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure. As depicted inFIG. 20 , asemiconductor substrate 210 is provided. Thesemiconductor substrate 210 includespillars 211 andtrenches 212, which alternate in a first direction.Etch mask patterns 280 may be formed on top surfaces of thepillars 211, and each of theetch mask patterns 280 may be formed to include abrush pattern 240 and a firstpolymer block pattern 251 stacked on thebrush pattern 240. - The
etch mask patterns 280 may be formed as described herein (e.g., the methods depicted inFIGS. 2 to 19 ). Thus, thebrush patterns 240 and the firstpolymer block patterns 251 may be formed of a PS material. Subsequently, as depicted inFIG. 21 , ametal electrode layer 310 may be formed or otherwise disposed on theetch mask patterns 280, to fill thetrenches 212. As depicted inFIG. 22 , buriedmetal electrode patterns 320 may be formed in thetrenches 212 by etching back themetal electrode layer 310 using theetch mask patterns 280 as etch stop patterns. When themetal electrode layer 310 is etched back to form the buriedmetal electrode patterns 320, theetch mask patterns 280 may act or be utilized as etch stop patterns to protect the top surfaces of thepillars 211. -
FIG. 23 is a cross-sectional view illustrating another example of methods of fabricating semiconductor devices according to some embodiments of the present disclosure. Referring toFIG. 23 , asemiconductor substrate 310 is provided. Thesemiconductor substrate 310 includespillars 311 andtrenches 312 that alternate in a first direction.Metal electrode patterns 320 may be formed or otherwise disposed in lower regions of thetrenches 312, and ionimplantation mask patterns 380 may be formed on top surfaces of thepillars 311. Each of the ionimplantation mask patterns 380 may be formed to include abrush pattern 340 and a firstpolymer block pattern 351 stacked on thebrush pattern 340. The ionimplantation mask patterns 380 may be formed as described herein (e.g., the methods depicted inFIGS. 2 to 19 ). Thus, thebrush patterns 340 and the firstpolymer block patterns 351 may be formed of a PS material. Subsequently, as indicated byarrows 410 inFIG. 23 , a tilted ion implantation process may be applied to sidewalls of thepillars 311 that partially or fully form thetrenches 312, to dope thepillars 311 that correspond to active regions with impurities. While the tilted ion implantation process is performed, thebrush patterns 340 and the firstpolymer block patterns 351 may act as ion implantation masks to prevent top surfaces of thepillars 311 from being damaged by the tilted ion implantation process. - In some embodiments, the fine structures and methods described herein may be used in fabrication of integrated circuit (IC) chips. The IC chips may be supplied to users in a raw wafer form, in a bare die form, and/or in a package form. The IC chips may also be supplied in a single package form or in a multi-chip package form. The IC chips may be integrated in intermediate products, such as mother boards, and/or end products to constitute signal processing devices. The end products may include toys, low end application products, and/or high end application products, such as computers and mobile devices. For example, the end products may include display units, keyboards, smartphones, and/or central processing units (CPUs).
- Those skilled in the art will appreciate that the present invention may be carried out in other specific ways than those set forth herein without departing from the spirit and essential characteristics of the present invention. The above embodiments are therefore to be construed in all aspects as illustrative and not restrictive. The scope of the technology should be determined by the appended claims and their legal equivalents, not by the above description. All changes coming within the meaning and equivalency range of the appended claims are intended to be embraced therein.
- Although a number of embodiments consistent with the technology have been described, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the spirit and scope of the principles of this disclosure. Particularly, numerous variations and modifications are possible in the component parts and/or arrangements, which are within the scope of the disclosure, the drawings and the accompanying claims. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/738,725 US9165769B1 (en) | 2013-12-02 | 2015-06-12 | Fine pattern structures having block co-polymer materials |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130148249A KR102107227B1 (en) | 2013-12-02 | 2013-12-02 | Structure and method for forming pattern using block copolymer, and method of fabricating semiconductor device using the same |
KR10-2013-0148249 | 2013-12-02 | ||
US14/247,039 US9082718B2 (en) | 2013-12-02 | 2014-04-07 | Fine pattern structures having block co-polymer materials |
US14/738,725 US9165769B1 (en) | 2013-12-02 | 2015-06-12 | Fine pattern structures having block co-polymer materials |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/247,039 Continuation US9082718B2 (en) | 2013-12-02 | 2014-04-07 | Fine pattern structures having block co-polymer materials |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150279661A1 true US20150279661A1 (en) | 2015-10-01 |
US9165769B1 US9165769B1 (en) | 2015-10-20 |
Family
ID=53265927
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/247,039 Active US9082718B2 (en) | 2013-12-02 | 2014-04-07 | Fine pattern structures having block co-polymer materials |
US14/738,725 Active US9165769B1 (en) | 2013-12-02 | 2015-06-12 | Fine pattern structures having block co-polymer materials |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/247,039 Active US9082718B2 (en) | 2013-12-02 | 2014-04-07 | Fine pattern structures having block co-polymer materials |
Country Status (2)
Country | Link |
---|---|
US (2) | US9082718B2 (en) |
KR (1) | KR102107227B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3113409A1 (en) * | 2020-08-17 | 2022-02-18 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | METHOD FOR MAKING A QUANTUM DEVICE WITH NUCLEAR SPIN QUBITS |
WO2022066336A1 (en) * | 2020-09-25 | 2022-03-31 | Intel Corporation | Contact over active gate structures using directed self-assembly for advanced integrated circuit structure fabrication |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102651697B1 (en) * | 2015-09-07 | 2024-03-27 | 아이엠이씨 브이제트더블유 | Trench assisted chemoepitaxy (trac) dsa flow |
US9899372B1 (en) * | 2016-10-31 | 2018-02-20 | International Business Machines Corporation | Forming on-chip metal-insulator-semiconductor capacitor |
US20190101829A1 (en) * | 2017-09-29 | 2019-04-04 | International Business Machines Corporation | Photoresist patterning on silicon nitride |
JP6977474B2 (en) * | 2017-10-23 | 2021-12-08 | 東京エレクトロン株式会社 | Manufacturing method of semiconductor device |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5705319A (en) * | 1993-11-10 | 1998-01-06 | Hyundai Electronics Industries Co., Ltd. | Process for forming fine patterns for a semiconductor device utilizing three photosensitive layers |
US20090004603A1 (en) * | 2007-06-29 | 2009-01-01 | Hynix Semiconductor Inc. | Method for Forming Fine Pattern of Semiconductor Device |
US20090042146A1 (en) * | 2007-08-09 | 2009-02-12 | Kyoung Taek Kim | Method of forming fine patterns using a block copolymer |
US20090162795A1 (en) * | 2007-12-20 | 2009-06-25 | Hynix Semiconductor Inc. | Method for manufacturing a semiconductor device |
US20090246961A1 (en) * | 2008-03-28 | 2009-10-01 | Hynix Semiconductor Inc. | Method for forming pattern of a semiconductor device |
US20100075504A1 (en) * | 2008-06-16 | 2010-03-25 | Hiroshi Tomita | Method of treating a semiconductor substrate |
US20100170871A1 (en) * | 2009-01-07 | 2010-07-08 | Tokyo Electron Limited | Fine pattern forming method |
US20100207301A1 (en) * | 2009-02-17 | 2010-08-19 | Suh Kahp Yang | Method of forming fine channel using electrostatic attraction and method of forming fine structure using the same |
US20100248153A1 (en) * | 2009-03-31 | 2010-09-30 | Hynix Semiconductor Inc. | Method for forming pattern of semiconductor device |
US20120067843A1 (en) * | 2010-09-16 | 2012-03-22 | Kabushiki Kaisha Toshiba | Method of forming fine pattern |
US20150228475A1 (en) * | 2014-02-10 | 2015-08-13 | SK Hynix Inc. | Methods of fabricating a pattern using the block co-polymer materials |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100752674B1 (en) | 2006-10-17 | 2007-08-29 | 삼성전자주식회사 | Method of forming fine pitch hardmask and method of fine patterns of semiconductor device |
WO2010002679A2 (en) * | 2008-06-30 | 2010-01-07 | 3M Innovative Properties Company | Method of forming a microstructure |
JP5300799B2 (en) | 2010-07-28 | 2013-09-25 | 株式会社東芝 | Pattern forming method and polymer alloy base material |
JP5542766B2 (en) | 2011-09-26 | 2014-07-09 | 株式会社東芝 | Pattern formation method |
-
2013
- 2013-12-02 KR KR1020130148249A patent/KR102107227B1/en active IP Right Grant
-
2014
- 2014-04-07 US US14/247,039 patent/US9082718B2/en active Active
-
2015
- 2015-06-12 US US14/738,725 patent/US9165769B1/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5705319A (en) * | 1993-11-10 | 1998-01-06 | Hyundai Electronics Industries Co., Ltd. | Process for forming fine patterns for a semiconductor device utilizing three photosensitive layers |
US20090004603A1 (en) * | 2007-06-29 | 2009-01-01 | Hynix Semiconductor Inc. | Method for Forming Fine Pattern of Semiconductor Device |
US20090042146A1 (en) * | 2007-08-09 | 2009-02-12 | Kyoung Taek Kim | Method of forming fine patterns using a block copolymer |
US20090162795A1 (en) * | 2007-12-20 | 2009-06-25 | Hynix Semiconductor Inc. | Method for manufacturing a semiconductor device |
US20090246961A1 (en) * | 2008-03-28 | 2009-10-01 | Hynix Semiconductor Inc. | Method for forming pattern of a semiconductor device |
US20100075504A1 (en) * | 2008-06-16 | 2010-03-25 | Hiroshi Tomita | Method of treating a semiconductor substrate |
US20100170871A1 (en) * | 2009-01-07 | 2010-07-08 | Tokyo Electron Limited | Fine pattern forming method |
US20100207301A1 (en) * | 2009-02-17 | 2010-08-19 | Suh Kahp Yang | Method of forming fine channel using electrostatic attraction and method of forming fine structure using the same |
US20100248153A1 (en) * | 2009-03-31 | 2010-09-30 | Hynix Semiconductor Inc. | Method for forming pattern of semiconductor device |
US20120067843A1 (en) * | 2010-09-16 | 2012-03-22 | Kabushiki Kaisha Toshiba | Method of forming fine pattern |
US20150228475A1 (en) * | 2014-02-10 | 2015-08-13 | SK Hynix Inc. | Methods of fabricating a pattern using the block co-polymer materials |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3113409A1 (en) * | 2020-08-17 | 2022-02-18 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | METHOD FOR MAKING A QUANTUM DEVICE WITH NUCLEAR SPIN QUBITS |
EP3958327A1 (en) * | 2020-08-17 | 2022-02-23 | Commissariat à l'énergie atomique et aux énergies alternatives | Method for producing a quantum device with nuclear spin qubits |
US11817490B2 (en) | 2020-08-17 | 2023-11-14 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for making a quantum device with nuclear spin qubits |
WO2022066336A1 (en) * | 2020-09-25 | 2022-03-31 | Intel Corporation | Contact over active gate structures using directed self-assembly for advanced integrated circuit structure fabrication |
Also Published As
Publication number | Publication date |
---|---|
US20150155180A1 (en) | 2015-06-04 |
KR102107227B1 (en) | 2020-05-07 |
US9165769B1 (en) | 2015-10-20 |
KR20150064263A (en) | 2015-06-11 |
US9082718B2 (en) | 2015-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9165769B1 (en) | Fine pattern structures having block co-polymer materials | |
US9190274B2 (en) | Methods of fabricating fine patterns | |
US9840059B2 (en) | Fine pattern structures having block co-polymer materials | |
US20150228475A1 (en) | Methods of fabricating a pattern using the block co-polymer materials | |
US9691614B2 (en) | Methods of forming different sized patterns | |
US8999862B1 (en) | Methods of fabricating nano-scale structures and nano-scale structures fabricated thereby | |
US9354519B2 (en) | Methods of forming patterns | |
US7651950B2 (en) | Method for forming a pattern of a semiconductor device | |
US9721795B2 (en) | Methods of forming patterns having different shapes | |
CN107221492B (en) | Method for forming fine pattern | |
US8481429B2 (en) | Method of manufacturing semiconductor device | |
CN107004635B (en) | Microelectronic device and method of forming the same | |
US9543160B2 (en) | Reducing defects in patterning processes | |
US10802402B2 (en) | Material composition and process for substrate modification | |
JP6483577B2 (en) | Pattern formation method | |
US10157744B2 (en) | Method for forming patterns of semiconductor device | |
US20120276745A1 (en) | Method for fabricating hole pattern in semiconductor device | |
US9081274B2 (en) | Pattern forming method | |
US8758984B2 (en) | Method of forming gate conductor structures | |
US10056257B2 (en) | Methods for forming fine patterns using spacers | |
JP5837525B2 (en) | Substrate processing method, program, and computer storage medium | |
US9640399B2 (en) | Methods of forming patterns with block copolymer | |
CN102339740B (en) | Gate structure of semiconductor device, semiconductor device and manufacturing method thereof | |
TWI396230B (en) | Semiconductor device and method of manufacturing a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MIMIRIP LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SK HYNIX INC.;REEL/FRAME:067335/0246 Effective date: 20240311 |