US20150263737A9 - Delay-locked loop with independent phase adjustment of delayed clock output pairs - Google Patents
Delay-locked loop with independent phase adjustment of delayed clock output pairs Download PDFInfo
- Publication number
- US20150263737A9 US20150263737A9 US14/231,739 US201414231739A US2015263737A9 US 20150263737 A9 US20150263737 A9 US 20150263737A9 US 201414231739 A US201414231739 A US 201414231739A US 2015263737 A9 US2015263737 A9 US 2015263737A9
- Authority
- US
- United States
- Prior art keywords
- signal
- clock signal
- delay
- feedback
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
- H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
Definitions
- Delay-locked loops are often employed in integrated circuit devices to change the phase of a reference clock signal.
- a delay-locked loop generates an output clock signal based on an input clock signal to the delay-locked loop.
- the delay-locked loop generates an error signal by comparing the phase of the input clock signal to the phase of an output clock signal.
- the delay-locked loop integrates the error signal and controls the delay of the input clock signal through a chain of delay elements based on the integrated error signal.
- Phase-locked loops are also employed in integrated circuit devices to change the phase of a reference clock signal.
- a phase-locked loop includes a voltage-controller oscillator.
- the phase-locked loop generates an error signal by comparing the phase of an oscillating clock signal generated by the voltage controlled oscillator with the phase of an input clock signal to the phase-locked loop.
- the phase-lock loop generates a control signal for the voltage controlled oscillator by integrating the error signal. Because the control signal controls the frequency of the oscillating signal generated by the voltage controlled oscillator, the voltage controlled oscillator performs an integration in the phase-locked loop.
- a phase-locked loop performs two integrations but a delay-locked loop performs only a single integration.
- the phase-locked loop is a second order feedback system while the delay locked loop is a first order feedback system.
- a delay-locked loop adjusts the error signal generated in a feedback loop of the delay-locked loop to compensate for voltage, temperature, and process variations across the integrated circuit. Because voltage, temperature, and process variations are generally independent of each other in an integrated circuit, the error signal generated by the delay-locked loop may not adjust to all these variations quickly enough to achieve phase-lock of the output clock signal to the input clock signal or have enough range to cover the variation.
- a delay-lock loop includes two feedback loops for controlling delay elements in the delay-lock loop.
- the first feedback loop includes a feedback circuit for generating a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal generated by the delay-locked loop.
- the second feedback loop includes a power regulator that generates a regulated signal based on the feedback signal.
- the delay-lock loop further includes a variable delay circuit including a chain of delay elements. Furthermore, the chain of delay elements forms a resistor-capacitor network in the variable delay circuit.
- the feedback signal generated in the first feedback loop controls a capacitance of the resistor-capacitor network, and the regulated signal controls a resistance of the resistor-capacitor network. In this way, the delay of the input clock signal through the chain of delay elements is controlled by both the feedback signal and the regulated signal.
- the feedback signal generated in the first feedback loop and the regulated signal generated in the second feedback loop each compensates for temperature and voltage variations in an integrated circuit device including the delay-locked loop.
- the second feedback loop has a higher low-frequency gain and delay range than the first feedback loop but the first feedback loop has less filtering than the second feedback loop for filtering out higher frequency components.
- the first feedback loop responds more quickly to temperature and voltage variations than the second feedback loop.
- the second feedback loop responds less quickly to temperature and voltage variations than the first feedback loop, the second feedback loop compensates for higher temperature and voltage changes (e.g., fluctuations) than the first feedback loop.
- the delay-locked loop has two distinct feedback controls that compensate for voltage and temperature variations in the integrated circuit and each of the feedback controls has different characteristics for compensating for voltage and temperature variations over different frequency ranges
- the delay-locked loop responds to both low frequency and high frequency variations of varying magnitude in the integrated circuit, with a wider frequency and delay range than other types of delay-locked loops having only a single feedback control.
- a system in accordance with one embodiment, includes a delay-locked loop.
- the delay locked loop includes a feedback circuit, a power regulator, and a variable delay circuit.
- the feedback circuit is configured to generate a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal and an output clock signal.
- the power regulator is configured to generate a regulated signal by regulating a power supply using the feedback signal as a reference.
- the variable delay circuit is configured to generate the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.
- a method in accordance with one embodiment, includes generating a feedback signal in a delay-locked loop.
- the feedback signal indicates a delay adjustment based on a phase difference between an input clock signal of the delay-locked loop and an output clock signal of the delay-locked loop.
- the method also includes generating a regulated signal by regulating a power supply using the feedback signal as a reference. Further, the method includes generating the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.
- a system in accordance with one embodiment, includes a means for generating a feedback signal in a delay-locked loop.
- the feedback signal indicates a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal of the delay-locked loop.
- the system further includes a means for generating a regulated signal by regulating a power supply using the feedback signal as a reference and a means for generating the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.
- FIG. 1 is a block diagram of a delay-locked loop, in accordance with an embodiment of the present invention.
- FIG. 2A is a block diagram of a variable delay circuit, in accordance with an embodiment of the present invention.
- FIG. 2B is a block diagram of a variable delay circuit, in accordance with an embodiment of the present invention.
- FIG. 3A is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention.
- FIG. 3B is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention.
- FIG. 4 is a block diagram of a variable resistor circuit, in accordance with an embodiment of the present invention.
- FIG. 5A is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention.
- FIG. 5B is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention.
- FIG. 6A is a block diagram of a receiver system, in accordance with an embodiment of the present invention.
- FIG. 6B is a block diagram of a receiver system, in accordance with an embodiment of the present invention.
- FIG. 7 is a timing diagram, in accordance with an embodiment of the present invention.
- FIG. 8 is a timing diagram, in accordance with an embodiment of the present invention.
- FIG. 9 is a timing diagram, in accordance with an embodiment of the present invention.
- FIG. 10 is a flow chart for a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- FIG. 11 is a flow chart for a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- FIG. 12 is a flow chart for a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- FIG. 13 is a flow chart for a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- a delay-lock loop includes two feedback loops for controlling delay elements in the delay-lock loop.
- the first feedback loop includes a feedback circuit for generating a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal generated by the delay-locked loop.
- the second feedback loop includes a power regulator that generates a regulated signal by regulating a power supply using the feedback signal as a reference.
- the delay-lock loop further includes a variable delay circuit including a resistor-capacitor network. The variable delay circuit controls a capacitance in the resistor-capacitor network based on the feedback signal and controls a resistance of the resistor-capacitor network based on the regulated signal. In this way, variable delay circuit generates the output clock signal by delaying the input clock signal based on both the feedback signal and the regulated signal.
- the delay-locked loop is implemented in an integrated circuit device.
- Many DLLs use the regulated voltage to change the delay of the DLL. When this is done, there is usually an upper frequency at which the DLL can respond to the feedback signal. This is due to the regulator having multiple poles at low frequencies and the requirement that the loop needs to be stable.
- another loop is added that only contains very high frequency poles, but has a much smaller frequency response range. In this way, a DLL with a higher frequency response can be created, that still regulates the supply to the DLL.
- the present disclosure provides a DLL having a plurality of loops coupled together, wherein each of the loops has performance characteristics that are different from each other and that together provide a hybrid system with improved characteristics over a DLL with just a single loop.
- a first loop has poles at a lower frequency than the poles of the second loop.
- one embodiment has a first loop with a frequency response that is narrower than a frequency response of a second loop.
- FIG. 1 illustrates a delay-locked loop 100 , in accordance with an embodiment of the present invention.
- the delay-locked loop 100 includes a feedback circuit 105 , a power regulator 110 , and a variable delay circuit 155 coupled (e.g., connected) to each other.
- the feedback circuit 105 receives an input clock signal 150 and an output clock signal 160 .
- the feedback circuit 105 generates a feedback signal 115 indicating a delay adjustment for the variable delay circuit 155 based on a phase difference between the input clock signal 150 and the output clock signal 160 .
- the feedback circuit 105 provides the feedback signal 115 to both the power regulator 110 and the variable delay circuit 155 .
- the power regulator 110 generates a regulated signal 145 by regulating a power supply using the feedback signal 115 as a reference.
- the power regulator 110 generates the regulated signal 145 by regulating a voltage component of the power supply using the feedback signal 115 as a reference.
- the power regulator 110 includes a voltage regulator.
- the power regulator 110 generates the regulated signal 145 by regulating a current of the power supply using the feedback signal 115 as a reference.
- the power regulator 110 includes a current regulator.
- the power regulator 110 regulates both a voltage component and a current component of the power supply using the feedback signal as a reference.
- the power regulator 110 includes both a voltage regulator and a current regulator. The power regulator 110 provides the regulated signal 145 to the variable delay circuit 155 .
- the variable delay circuit 155 generates the output clock signal 160 by delaying the input clock signal 150 based on the feedback signal 115 and the regulated signal 145 .
- the variable delay circuit 155 may shift a phase of the output clock signal relative to a phase of the input clock signal and generate a phase offset between the input clock signal 150 and the output clock signal 160 .
- the variable delay circuit 155 may be a voltage controlled delay line.
- the feedback circuit 105 includes a loop filter 120 , a charge pump 130 , and a phase detector 140 .
- the phase detector 140 generates a phase signal 135 indicating a phase difference between the input clock signal 150 and the output clock signal 160 .
- the phase detector 140 provides the phase signal to the charge pump 130 .
- the phase signal 135 may include more than one component signal, for example a signal to indicate a positive phase offset of the output clock signal 160 from the input clock signal 150 and another signal to indicate a negative phase offset of the output clock signal 160 from the input clock signal 150 .
- the phase detector 140 is a phase-frequency detector (PFD).
- the charge pump 130 generates a charge pump signal 125 based on the phase signal 135 .
- the charge pump signal 125 includes a voltage component indicating the phase difference between the input clock signal 150 and the output clock signal 160 .
- the charge pump 130 provides the charge pump signal to the loop filter 120 .
- the loop filter 120 generates the feedback signal 115 by performing a low-pass filtering operation on the charge pump signal 125 .
- the loop filter 120 may include a low-pass filter.
- the power regulator 110 includes a low-pass filter and performs a low-pass filtering operation on the feedback signal.
- the cut-off frequency of the low-pass filter in the loop filter 120 may be higher than the cut-off frequency of the low-pass filter in the power regulator 110 .
- the feedback circuit 105 in combination with the variable delay circuit 155 form a first-order feedback loop of the delay-locked loop 100 in which the feedback signal 115 is a feedback control signal.
- the feedback circuit 105 in combination with the power regulator 110 and the variable delay circuit 155 form a second order feedback loop of the delay-locked loop 100 in which the regulated signal 145 is a feedback control signal.
- the feedback loop excluding the power regulator 110 is a first order feedback system and the feedback loop including the power regulator 110 is a second order feedback system.
- the delay-locked loop 100 is implemented in an integrated circuit of an integrated circuit device which may include an integrated circuit package containing the integrated circuit. In some embodiments, the delay-locked loop 100 is implemented in a single integrated circuit die or chip. In other embodiments, the delay-locked loop 100 is implemented in more than one integrated circuit die or chip of an integrated circuit device which may include a multichip package containing the integrated circuit die or chips.
- variable delay circuit 155 compensates for process, temperature, and voltage variations in the integrated circuit device based on the regulated signal 145 and the feedback signal 115 .
- the feedback signal 115 in the first order feedback loop of the delay-locked loop 100 responds more quickly than the regulated signal 145 in the second order feedback loop of the delay-locked loop 100
- the second order feedback loop of the delay-locked loop compensates for larger variations (e.g. fluctuations) in the integrated circuit device.
- the delay-locked loop 100 has two distinct feedback controls (i.e., the feedback signal 115 and the regulated signal 145 ) that compensate for variations in the integrated circuit device and because each of the feedback controls is more responsive to either high frequency variations or large magnitude variations than the other feedback control, the delay-locked loop 100 is more robust to variations in the integrated circuit device over a given frequency range and magnitude range than other types of delay-locked loops having only a single feedback control. The robustness is reflected in a wider frequency range of operation and a faster response time.
- FIG. 2A illustrates the variable delay circuit 155 a , in accordance with an embodiment of the present invention.
- the variable delay circuit 155 a includes a resistor-capacitor network 235 .
- the resistor-capacitor network 235 generates the output clock signal 160 by delaying the input clock signal 150 based on the feedback signal 115 and the regulated signal 145 .
- the resistor-capacitor network 235 may be a voltage-controlled delay line.
- the resistor-capacitor network 235 has a capacitance controlled by the feedback signal and has a resistance controlled by the regulated signal 145 .
- the resistor-capacitor network 235 has a resistor-capacitor (RC) time constant determined by the resistance and capacitance of the resistor-capacitor network 235 and which determines delay of the output clock signal 160 relative to the input clock signal 150 .
- RC resistor-capacitor
- the variable delay circuit 155 a includes an optional resistance control circuit 205 .
- the resistance control circuit 205 generates a resistance control signal 220 based on the regulated signal 145 and provides the resistance control signal 220 to the resistor-capacitor network 235 .
- the resistance control signal 220 controls the resistance of the resistor-capacitor network 235 .
- the resistance control signal 220 may be an analog signal or a digital signal and may include more than one component signal.
- the resistance control signal 220 includes both analog and digital component signals.
- the resistance control signal 200 is the same as the regulated signal 145 .
- the variable delay circuit 155 a includes an optional capacitance control circuit 210 .
- the capacitance control circuit 210 generates a capacitance control signal 225 based on the feedback signal 115 and provides the capacitance control signal 225 to the resistor-capacitor network 235 .
- the capacitance control signal 225 controls the capacitance of the resistor-capacitor network 235 .
- the capacitance control signal 225 may be an analog signal or a digital signal and may include more than one component signal.
- the capacitance control signal 225 includes both analog and digital component signals. In embodiments without the capacitance control circuit 210 , the capacitance control signal 225 is the same as the feedback signal 115 .
- FIG. 2B illustrates the variable delay circuit 155 b , in accordance with an embodiment of the present invention.
- the variable delay circuit 155 b includes a resistor-capacitor network 235 .
- the resistor-capacitor network 235 generates the output clock signal 160 by delaying the input clock signal 150 based on the feedback signal 115 and the regulated signal 145 .
- the resistor-capacitor network 235 may be a voltage-controlled delay line.
- the resistor-capacitor network 235 has a capacitance controlled by the feedback signal 115 and has a resistance controlled by the regulated signal 145 .
- the resistor-capacitor network 235 has a resistor-capacitor (RC) time constant determined by the resistance and capacitance of the resistor-capacitor network 235 and which determines delay of the output clock signal 160 relative to the input clock signal 150 .
- RC resistor-capacitor
- the variable delay circuit 155 b includes an optional resistance control circuit 205 .
- the resistance control circuit 205 generates resistance control signals 220 a - b based on the regulated signal 145 and provides the resistance control signals 220 a - b to the resistor-capacitor network 235 .
- the resistance control signals 220 a - b control the resistance of the resistor-capacitor network 235 .
- the resistance control signals 220 a - b may include an analog signal or a digital signal and may include more than one component signal.
- the resistance control signals 220 include both analog and digital component signals. In embodiments without the resistance control circuit 205 , the resistance control signals 220 are component signals of the regulated signal 145 .
- the variable delay circuit 155 b includes an optional capacitance control circuit 210 .
- the capacitance control circuit 210 generates capacitance control signals 225 a - b based on the feedback signal 115 and provides the capacitance control signals 225 a - b to the resistor-capacitor network 235 .
- the capacitance control signals 225 control the capacitance of the resistor-capacitor network 235 .
- the capacitance control signals 225 may include an analog signal or a digital signal and may include more than one component signal.
- the capacitance control signals 225 a - b include both analog and digital component signals.
- the capacitance control signals 225 are component signals of the feedback signal 115 .
- FIG. 3A illustrates the resistor-capacitor network 235 a , in accordance with an embodiment of the present invention.
- the resistor-capacitor network 235 a includes a chain of variable delay elements 300 (e.g., variable delay elements 300 a - d ).
- the variable delay element 300 includes a variable resistor circuit 305 (e.g., a variable resistor circuit 305 a - d ) and a variable capacitor circuit 315 (e.g., a variable capacitor circuit 315 a - d ).
- the variable resistor circuit 305 receives a clock signal at an input of the variable resistor circuit 305 and generates a clock signal at an output of the variable resistor circuit 305 by inverting the clock signal received at the input.
- the resistance control signal 220 (e.g., regulated signal 145 ) controls a resistance of the variable resistance circuit 305 .
- the output of resistance control circuit 305 in the variable delay element 300 is coupled (e.g., connected) to an output of the variable capacitor circuit 315 in the variable delay element 300 .
- the variable capacitor circuit 315 in the variable delay element 300 receives the inverted clock signal at the output of the variable capacitor circuit 315 . Additionally, the variable capacitor circuit 315 receives the capacitance control signal 225 (e.g., the feedback signal 115 ) at an input of the variable capacitor circuit 315 . The capacitance control signal 225 controls a capacitance of the variable capacitor circuit 315 .
- the variable capacitor circuit 315 may include a varactor having a capacitance controlled by the capacitance control signal received at an input of the varactor.
- the variable resistor circuit 305 a of the variable delay element 300 a receives the input clock signal 150 at the input of the variable resistor circuit 305 a and generates the clock signal 310 a .
- the variable resistor circuit 305 b of the variable delay element 300 b receives the clock signal 310 a at the input of the variable resistor circuit 305 b and generates the clock signal 310 b .
- the variable resistor circuit 305 c of the variable delay element 300 c receives the clock signal 310 b at the input of the variable resistor circuit 305 c and generates the clock signal 310 c .
- variable resistor circuit 305 d of the variable delay element 300 d receives the clock signal 310 c at the input of the variable resistor circuit 305 d and generates the output clock signal 160 .
- the embodiment of the resistor-capacitor network 235 illustrated in FIG. 3A includes four variable delay elements 300 , the resistor-capacitor network 235 may have any number of variable delay elements 300 in other embodiments.
- FIG. 3B illustrates the resistor-capacitor network 235 b , in accordance with an embodiment of the present invention.
- a resistance control signal 220 a is coupled to and controls the resistance of the variable resistance circuits 305 a and 305 c
- a resistance control signal 220 b is coupled to and controls the resistance of the variable resistance circuits 305 b and 305 d .
- each of the resistance control signals 220 a and 220 b controls alternate variable resistance circuits 305 in the chain of variable delay elements 300 and together the resistance control signals 220 a and 220 b control the variable resistance circuits 305 in the chain.
- Similarly numbered elements are described in FIG. 3A .
- a capacitance control signal 225 a is coupled to and controls variable capacitor circuits 315 a and 315 c
- a capacitance control signal 225 b is coupled to and controls capacitor circuits 315 b and 315 d .
- each of the capacitance control signals 225 a and 225 b controls alternate variable capacitor circuits 315 in the chain of variable delay elements 300 and together the capacitance control signals 225 a and 225 b control the variable capacitor circuits 315 in the chain.
- variable delay elements 300 b and 300 d act in tandem to generate a first angular phase change corresponding to a first phase time delay
- variable delay elements 300 a and 300 c act in tandem to generate a second angular phase change corresponding to a second phase time delay
- the first and second phase time delays have opposite signs such that a sum of the first and second phase time delays is zero
- the first and second angular phase changes are opposite in sign such that a sum of the first and second angular phase changes is zero.
- phase alignment is preserved at the 0 and 360 degree marks, as illustrated in FIG. 2B , FIG. 5B , and FIG. 9 .
- FIG. 4 illustrates the variable resistor circuit 305 , in accordance with an embodiment of the present invention.
- the variable resistor circuit 305 includes an inverter 420 , a gated inverter 425 , and a gated inverter 430 .
- the inverter 420 includes P-type transistor P 1 and P 2 and N-type transistors N 1 and N 2 .
- the transistors P 1 , P 2 , N 1 , and N 2 may be field effect transistors (FET) or metal-oxide-semiconductor (MOS) transistors.
- FET field effect transistors
- MOS metal-oxide-semiconductor
- a drain of the transistor P 1 is connected to a source of the transistor P 2 .
- a gate of the transistor P 2 receives the input clock signal 150 .
- a drain of the transistor P 2 is connected to a drain of the transistor N 1 .
- a gate of the transistor N 1 receives the clock signal 150 .
- a source of the transistor N 1 is connected to a drain of the transistor N 2 .
- a gate of the transistor N 2 is connected to the supply voltage Vdd.
- a source of the transistor N 2 is connected to the ground potential Vss.
- the inverter 420 generates and outputs a component of the clock signal 310 .
- the gated inverter 425 includes P-type transistor P 3 and P 4 and N-type transistors N 3 and N 4 .
- the transistors P 3 , P 4 , N 3 , and N 4 may be field effect transistors (FET) or metal-oxide-semiconductor (MOS) transistors.
- FET field effect transistors
- MOS metal-oxide-semiconductor
- a source of the transistor P 3 is connected to a supply voltage Vdd and a gate of the transistor P 3 is connected to a control signal 405 , which is a signal component of the resistance control signal 220 .
- a drain of the transistor P 3 is connected to a source of the transistor P 4 .
- a gate of the transistor P 4 receives the input clock signal 150 .
- a drain of the transistor P 4 is connected to a drain of the transistor N 3 .
- a gate of the transistor N 3 receives the clock signal 150 .
- a source of the transistor N 3 is connected to a drain of the transistor N 4 .
- a gate of the transistor N 4 is connected to a control signal 400 , which is a signal component of the resistance control signal 220 .
- a source of the transistor N 4 is connected to the ground potential Vss.
- the gated inverter 425 generates and outputs a component of the clock signal 310 based on the control signals 400 and 405 .
- the control signal 400 controls the resistance between the source and drain of the transistor N 4 and the control signal 405 controls the resistance between the source and the drain of the transistor P 3 .
- the control signals 400 and 405 control a resistance component in the variable resistor circuit 305 .
- the control signals 400 and 405 may be digital signals for turning on or turning off the respective corresponding transistors N 4 and P 3 .
- the control signals 400 and 405 may be analog signals for biasing the respective corresponding transistors N 4 and P 3 (i.e., partially turning on the transistors N 4 and P 3 ).
- the gated inverter 430 includes P-type transistor P 5 and P 6 and N-type transistors N 5 and N 6 .
- the transistors P 5 , P 6 , N 5 , and N 6 may be field effect transistors (FET) or metal-oxide-semiconductor (MOS) transistors.
- FET field effect transistors
- MOS metal-oxide-semiconductor
- a source of the transistor P 5 is connected to a supply voltage Vdd and a gate of the transistor P 5 is connected to a control signal 415 , which is a signal component of the resistance control signal 220 .
- a drain of the transistor P 5 is connected to a source of the transistor P 6 .
- a gate of the transistor P 6 receives the input clock signal 150 .
- a drain of the transistor P 6 is connected to a drain of the transistor N 5 .
- a gate of the transistor N 5 receives the clock signal 150 .
- a source of the transistor N 5 is connected to a drain of the transistor N 6 .
- a gate of the transistor N 6 is connected to a control signal 410 , which is a signal component of the resistance control signal 220 .
- a source of the transistor N 6 is connected to the ground potential Vss.
- the gated inverter 430 generates and outputs a component of the clock signal 310 based on the control signals 410 and 415 .
- the control signal 410 controls the resistance between the source and drain of the transistor N 6 and the control signal 415 controls the resistance between the source and the drain of the transistor P 5 .
- the control signals 410 and 415 control a resistance component in the variable resistor circuit 305 .
- the control signals 410 and 415 may be digital signals for turning on or turning off the respective corresponding transistors N 6 and P 5 .
- the control signals 410 and 415 may be analog signals for biasing the respective corresponding transistors N 6 and P 5 (i.e., partially turning on the transistors N 6 and P 5 ).
- variable resistor circuit 305 may have any number of inverters 420 and any number of gated inverters (e.g., gated inverters 425 or 430 ) in other embodiments. Moreover the sizes of the transistors may differ among the inverters 420 and the gate inverters (e.g., gated inverters 425 or 430 ) in the variable resistor circuit 305 .
- FIG. 5A illustrates a resistor-capacitor network 235 , in accordance with an embodiment of the present invention.
- the resistor-capacitor network 235 includes four variable delay elements 300 (i.e., variable delay elements 300 a - d ).
- the variable delay element 300 a generates a clock signal 500 having a ninety-degree phase offset from the input clock signal 150 .
- the variable delay element 300 b generates a clock signal 505 having a one-hundred eighty degree phase offset from the input clock signal 150 .
- the variable delay element 300 c generates a clock signal 510 having a two-hundred seventy degree phase offset from the input clock signal 150 .
- the variable delay element 300 d generates the output clock signal 160 having a zero degree phase offset from the input clock signal 150 .
- the clock signal 500 and the clock signal 510 form a clock signal pair in which the clock signals 500 and 510 are component signals of the clock signal pair.
- the clock signal 505 and the output clock signal 160 form another clock signal pair in which the clock signals 505 and 160 are component signals of the clock signal pair.
- the clock signal pair including the clock signal 500 and the clock signal 510 may be in-phase clock signals and the clock signal 505 and the output clock signal 160 may be quadrature clock signals.
- the resistor capacitor network 235 may generate more or fewer than four clock signals having different offsets from the input clock signal 150 .
- the resistor capacitor network 235 may generate eight clock signals each having a different phase offset from the input clock signal 150 that is a multiple of forty-five degrees.
- the resistor capacitor network 235 may generate sixteen clock signals each having a different phase offset from the input clock signal 150 that is a multiple of twenty-two and a half degrees.
- the variable delay circuit 155 using resistor-capacitor network 235 will also include an optional phase adjustment circuit 515 .
- the phase adjustment circuit 515 adjusts a phase offset between two clock signal pairs while maintaining the phase offset between the component signals in each of the clock signal pairs.
- the phase adjustment circuit 515 may pass the clock signal pair including the clock signals 505 and 160 by passing the clock signal 160 as a clock signal 520 and passing the clock signal 505 as a clock signal 530 .
- the phase adjustment circuit 515 adjusts the phase offset between the clock signal pair including the clock signals 505 and 160 and the clock signal pair including the clock signals 500 and 510 shifting the phases of the clock signals 500 and 510 by substantially the same amount relative to the phase of the input clock signal 150 . In this way, the phase adjustment circuit 515 adjusts a phase offset between the two clock signal pairs while maintaining the phase offset between the component signals in each of the clock signal pairs.
- FIG. 5B illustrates the resistor-capacitor network 235 , in accordance with an embodiment of the present invention.
- the resistor-capacitor network 235 is controlled by resistance control signal 220 and capacitance control signal 225 , and is cascaded with the phase adjustment circuit 515 having separate phase offsets controls 540 a and 540 b for controlling the phase offsets of the clock signals 520 , 525 , 530 , and 535 generated by the phase adjustment circuit 515 .
- the resistor-capacitor network 235 is controlled by resistance control signals 220 a and 220 b , and capacitance control signals 225 a and 225 b .
- the resistor-capacitor network 235 includes four modes of cascaded phase operation.
- the resistor-capacitor network 235 In a first mode of cascaded phase operation, the resistor-capacitor network 235 generates clock signal 500 , 505 , 510 , and 160 having constant phase offsets and the phase adjustment circuit 515 generates the clock signals 520 , 525 , 530 , and 535 having constant phase offsets. In a second mode of cascaded phase operation, the resistor-capacitor network 235 generates clock signal 500 , 505 , 510 , and 160 having variable phase offsets and the phase adjustment circuit 515 generates the clock signals 520 , 525 , 530 , and 535 having constant phase offsets.
- the resistor-capacitor network 235 In a third mode of cascaded phase operation, the resistor-capacitor network 235 generates clock signal 500 , 505 , 510 , and 160 having constant phase offsets and the phase adjustment circuit 515 generates the clock signals 520 , 525 , 530 , and 535 having variable phase offsets. In a fourth mode of cascaded phase operation, the resistor-capacitor network 235 generates clock signal 500 , 505 , 510 , and 160 having variable phase offsets and the phase adjustment circuit 515 generates the clock signals 520 , 525 , 530 , and 535 having variable phase offsets.
- FIG. 6A illustrates a receiver system 600 , in accordance with an embodiment of the present invention.
- the receiver system 600 includes a clock source 630 and data receivers 605 (e.g., data receivers 605 a and 605 b ).
- the clock source 630 generates a clock signal 150 including component clock signals having phase offsets with respect to each other and provides the clock signal 150 to each of the data receivers 600 .
- each of the data receivers 605 receives a corresponding input data stream 610 (e.g., input data streams 610 a - b ) and generates a corresponding output data stream 625 (e.g., output data streams 625 a - b ) based on the corresponding input data stream.
- each of the data receivers 605 includes an edge detection circuit 615 (e.g., edge detection circuit 615 a - b ), a data sampling circuit 620 (e.g., data sampling circuit 620 a - b ), a phase multiplexer (Phase MUX) 635 (e.g., phase multiplexers 635 a - b ), and a phase mixer 645 (e.g., phase mixers 645 a - b ).
- edge detection circuit 615 e.g., edge detection circuit 615 a - b
- a data sampling circuit 620 e.g., data sampling circuit 620 a - b
- Phase multiplexer (Phase MUX) 635 e.g., phase multiplexers 635 a - b
- a phase mixer 645 e.g., phase mixers 645 a - b
- the phase mixer 645 in the data receiver 605 is coupled (e.g., connected) to the phase multiplexer 635 and the delay-locked loop 100 of the data receiver 605 . Additionally, the delay-locked loop 100 of the data receiver 605 is coupled (e.g., connected) to the edge detection circuit 615 and the data sampling circuit 620 of the data receiver 605 . As illustrated in FIG. 6A , the data receiver 605 a includes the delay-locked loop 100 a , the edge detection circuit 615 a , the data sampling circuit 620 a , the phase multiplexer 635 a , and the phase mixer 645 a . The data receiver 605 b includes the delay-locked loop 100 b , edge detection circuit 615 b , the data sampling circuit 620 b , the phase multiplexer 635 b , and the phase mixer 645 b.
- the phase multiplexer 635 receives the clock signal 150 and selects two or more component clock signals 640 of the clock signal 150 , for example based on a user input.
- the phase multiplexer 635 passes the selected component clock signals 640 to the phase mixer 645 .
- the phase mixer 645 generates a single phase clock signal 650 by mixing the selected component clock signals 640 received from the phase multiplexer 635 .
- the phase mixer 645 may generate the single phase clock signal 650 by individually weighting each of the selected component clock signals 640 based on user input and combining the weighted component clock signals.
- the delay-locked loop 100 generates a clock signal pair including the clock signals 515 and 525 (e.g., clock signals 515 a - b and 525 a - b ) and provides the clock signal pair to the edge detection circuit 615 .
- the edge detection circuit 615 detects data edge transitions in the input date stream based on the clock signal pair including the clock signal signals 515 and 525 and generates a recovered clock signal 612 (e.g., recovered clock signal 612 a - b ) based on the clock signals 515 and 525 .
- the delay-locked loop 100 generates a clock signal pair including the clock signals 520 and 530 (e.g., clock signals 520 a - b and 530 a - b ) and provides the clock signal pair to the data sampling circuit 620 .
- the data sampling circuit 620 samples data bits in the input data stream based on the recovered clock signal 612 and on the clock signal pair including the clock signals 520 and 530 .
- the clock signals 520 and 530 in the clock signal pair received at the data sampling circuit 620 are delayed by circuitry in the data sampling circuit 620 so that the phases of the clock signals 520 and 530 in the clock signal pair are shifted with respect to the phases of the recovery clock signal 612 .
- the clock signals 520 and 530 in the clock signal pair may be delayed through a decision feedback equalizer (DFE) in the data sampling circuit 620 .
- DFE decision feedback equalizer
- the data sampling circuit 620 does not sample data bits near a midpoint between clock edge transitions of the recovered clock signal 612 .
- the phase adjustment circuit 515 in the variable delay circuit 155 of the delay-locked loop 100 in the data receiver 605 adjusts the phase offset between the clock signal pair including the clock signals 515 and 525 and the clock signal pair including the clock signals 520 and 530 while maintaining the phase offset between the clock signals 515 and 520 , and maintaining the phase offset between the clock signals 525 and 530 .
- the data sampling circuit 620 samples data bits in the input data stream 610 at substantially the midpoints of the data bits between clock edge transitions of the input data stream 610 received at the data receiver 600 .
- FIG. 6B illustrates an embodiment of receiver system 600 , in accordance with an embodiment of the present invention.
- the data receiver 605 b 2 does not include the phase multiplexer 635 b but instead uses the selected component clock signals 640 a generated by the phase multiplexer 635 a of the data receiver 605 a , which reduces power consumption in the receiver system 600 .
- the phase mixer 645 b of the data receiver 605 b 2 receives the selected component clock signals 640 a generated by the phase multiplexer 635 a of the data receiver 605 a .
- each of the phase mixers 645 a and 645 b of the corresponding data receivers 605 a and 605 b 2 receive the same selected component clock signals 640 a
- each of the phase mixers 645 a and 645 b independently select phase offsets for mixing the selected component clock signals 640 a to generate the corresponding single phase clock signals 650 a and 650 b .
- the phase mixers 645 a and 645 b generate the single phase clock signals 650 a and 650 b independently on a per channel basis.
- FIG. 7 illustrates a timing diagram 700 , in accordance with an embodiment of the present invention.
- the timing diagram 700 shows exemplary waveforms for the output clock signal 160 and the clock signals 500 , 505 , and 510 .
- the output clock signal 160 has a zero degree phase offset from the input clock signal 150 .
- the clock signal 500 has a ninety degree phase offset from the input clock signal 150 .
- the clock signal 510 has a one-hundred eighty degree phase offset from the input clock signal 150 .
- the clock signal 520 has a two-hundred seventy degree phase offset from the input clock signal 150 .
- the period between successive clock edge transitions of each of the clock signals is T time units.
- clock edge transitions of the clock signals 500 and 510 occur substantially at a midpoint between successive clock edge transitions of the clock signals 160 and 510 at a period of T/ 2 time units from each clock edge transition of the successive clock edge transitions of the output clock signal 160 and the clock signal 505 .
- FIG. 8 illustrates a timing diagram 800 , in accordance with an embodiment of the present invention.
- the timing diagram 800 shows exemplary waveforms for the clock signals 520 , 525 , 530 , and 535 generated by the phase adjustment circuit 515 based on the output clock signal 160 and the clock signals 500 , 505 , and 510 .
- the clock signal 520 has a zero degree phase offset from the input clock signal 150 .
- the clock signal 525 has a seventy-five degree phase offset from the input clock signal 150 .
- the clock signal 530 has a one-hundred eighty degree phase offset from the input clock signal 150 .
- the clock signal 535 has a two-hundred fifty-five degree phase offset from the input clock signal 150 .
- the period between successive clock edge transitions of each of the clock signals is T time units.
- clock edge transitions of the clock signals 525 and 535 do not occur substantially at a midpoint between successive clock edge transitions of the clock signals 520 and 530 because clock edge transitions of the clock signals 525 and 535 are less than a period of T/2 time units from one clock edge transition of the successive clock edge transitions of the clock signal 520 and 530 and are more than T/2 time units from the clock edge transition of the other clock edge transition of the successive clock edge transitions of the clock signals 520 and 530 .
- FIG. 9 illustrates a timing diagram 900 , in accordance with an embodiment of the present invention.
- the timing diagram 900 shows exemplary waveforms for the output clock signal 160 and the clock signals 500 , 505 , and 510 .
- the output clock signal 160 has a zero degree phase offset from the input clock signal 150 .
- the clock signal 500 has a ninety degree phase offset from the input clock signal 150 .
- the clock signal 505 has a one-hundred eighty degree phase offset from the input clock signal 150 .
- the clock signal 510 has a two-hundred seventy degree phase offset from the input clock signal 150 .
- the period between successive clock edge transitions of each of the clock signals is T time units.
- clock edge transitions of the clock signals 500 and 510 occur substantially at a midpoint between successive clock edge transitions of the clock signals 160 and 510 at a period of T/2 time units from each clock edge transition of the successive clock edge transitions of the output clock signal 160 and the clock signal 505 .
- some of the clock edges of the clock signals 500 , 505 , and 515 of FIG. 9 have phase changes (e.g., positive phase changes and negative phase changes) corresponding to phase time delays (e.g., positive phase time delays P+ and negative phase time delays P ⁇ ).
- phase changes e.g., positive phase changes and negative phase changes
- phase time delays e.g., positive phase time delays P+ and negative phase time delays P ⁇
- FIG. 10 illustrates a method 1000 of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- a feedback signal 115 is generated indicating a delay adjustment for a variable delay circuit 155 based on an input clock signal 150 and an output clock signal.
- the feedback circuit 105 generates the feedback signal 115 .
- the method 1000 then proceeds to step 1010 .
- a regulated signal 145 is generated by regulating a power supply using the feedback signal 115 as a reference.
- the power regulator 110 generates the feedback signal 115 .
- the method 1000 then proceeds to step 1015 .
- the output clock signal 160 is generated by delaying the input clock signal 150 based on the feedback signal 115 and the regulated signal 145 .
- the variable delay circuit 155 generates the output clock signal 160 . The method 1000 then ends.
- the method 1000 illustrated in FIG. 10 may include more or fewer than the steps 1005 - 1015 illustrated in FIG. 10 and described above. In some embodiments, the steps 1005 - 1015 of the method 1000 may be performed in a different order than the order illustrated in FIG. 10 and described above. In some embodiments, some of the steps 1005 - 1015 of the method 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1005 - 1015 may be performed more than once in the method 1000 .
- FIG. 11 illustrates a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- the portion of the method illustrated in FIG. 11 includes embodiments of step 1005 of the method 1000 illustrated in FIG. 10 .
- step 1105 a phase signal 135 indicating a phase difference between the input clock signal 150 and the output clock signal 160 is generated.
- the phase detector 140 generates the phase signal 135 .
- the portion of the method 1000 then proceeds to step 1110 .
- a charge pump signal 125 is generated based on the phase signal 115 .
- the charge pump 130 generates the charge pump signal 125 .
- the portion of the method 1000 then proceeds to step 1115 .
- the feedback signal 115 is generated by low-pass filtering the charge pump signal 125 .
- the loop filter 120 generates the feedback signal 115 . The portion of the method 1000 then ends.
- the portion method 1000 illustrated in FIG. 11 may include more or fewer than the steps 1105 - 1115 illustrated in FIG. 11 and described above. In some embodiments, the steps 1105 - 1115 of the method 1000 may be performed in a different order than the order illustrated in FIG. 11 and described above. In some embodiments, some of the steps 1105 - 1115 of the method 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1105 - 1115 may be performed more than once in the method 1000 .
- FIG. 12 illustrates a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- the portion of the method illustrated in FIG. 12 includes embodiments of step 1015 of the method 1000 illustrated in FIG. 10 .
- a resistance of a resistor-capacitor network 235 is selected based on the regulated signal 145 .
- the variable delay circuit 155 selects the resistance of the resistor-capacitor network 235 based on the regulated signal 145 . In this way, the variable delay circuit 155 controls the resistance of the resistor-capacitor network 235 based on the regulated signal 145 .
- the portion of the method 1000 then proceeds to step 1210 .
- a capacitance of a resistor-capacitor network 235 is selected based on the feedback signal 115 .
- the variable delay circuit 155 selects the capacitance of the resistor-capacitor network 235 based on the feedback signal 115 . In this way, the variable delay circuit 155 controls the capacitance of the resistor-capacitor network 235 based on the feedback signal 115 . The portion of the method 1000 then ends.
- the portion method 1000 illustrated in FIG. 12 may include more or fewer than the steps 1205 - 1210 illustrated in FIG. 12 and described above. In some embodiments, the steps 1205 - 1210 of the method 1000 may be performed in a different order than the order illustrated in FIG. 12 and described above. In some embodiments, some of the steps 1205 - 1210 of the method 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1205 - 1100 may be performed more than once in the method 1000 .
- FIG. 13 illustrates a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention.
- the portion of the method illustrated in FIG. 13 may be performed after step 1015 of the method 1000 illustrated in FIG. 10 .
- a first clock signal pair is received.
- the delay-locked loop 100 generates the first clock signal pair including the clock signal 505 and the output clock signal 160 and provides the first clock signal pair to the phase adjustment circuit 515 , and the phase adjustment circuit 515 provides the first clock signal pair to the edge detection circuit 610 as the clock signals 520 and 530 .
- the edge detection circuit 610 receives the first clock signal pair from the phase adjustment circuit 515 .
- the delay-locked loop 100 provides the first clock signal pair to the edge detection circuit 610 , and the edge detection circuit 610 receives the first clock signal pair from the phase adjustment circuit 515 .
- the portion of the method 1000 then proceeds to step 1310 .
- a second clock signal pair having a phase offset from the first clock signal pair is received.
- the delay-locked loop 100 generates clock signals 500 and 510 and provides the clock signals 500 and 510 to the phase adjustment circuit 515 .
- the phase adjustment circuit 515 generates the second clock signal pair including clock signal 525 and 535 , and provides the second clock signal pair to the data sampling circuit 615 .
- the data sampling circuit 615 receives the second clock signal pair from the phase adjustment circuit 515 .
- the delay-locked loop 100 generates the first clock signal pair based on the clock signals 500 and 510 , and generates the second clock signal pair based on the output clock signal 160 and the clock signal 505 .
- the portion of the method 1000 then proceeds to step 1315 .
- a phase offset between the first clock signal pair and the second clock signal pair is adjusted while maintaining the phase offset between the component clock signals in each of the clock signal pairs.
- the phase adjustment circuit 515 adjusts the phase offset between the first clock signal pair and the second clock signal pair but maintains the phase offset between the component clock signals in the first clock signal pair and between the component clock signals in the second clock signal pair. The portion of the method 1000 then proceeds to step 1320 .
- step 1320 edge transitions are detected in an input data stream based on the first clock signal pair.
- the edge detection circuit 610 detects data edge transitions in the input data stream based on the first clock signal pair. The portion of the method 1000 then proceeds to step 1325 .
- step 1325 data bits in the input data stream are sampled based on the second clock signal pair.
- the data sampling circuit 615 samples data bits in the input data stream based on the second clock signal pair. The portion of the method 1000 then ends.
- the portion method 1000 illustrated in FIG. 13 may include more or fewer than the steps 1305 - 1325 illustrated in FIG. 13 and described above. In some embodiments, the steps 1305 - 1325 of the method 1000 may be performed in a different order than the order illustrated in FIG. 13 and described above. In some embodiments, some of the steps 1305 - 1325 of the method 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1305 - 1325 may be performed more than once in the method 1000 .
Abstract
Description
- This application claims priority to U.S. non-provisional application Ser. No. 13,720,981, filed Dec. 19, 2012, entitled: “DELAY-LOCKED LOOP WITH PHASE ADJUSTMENT”, and to provisional applications: Ser. No. 61,578,216, filed Dec. 20, 2011, entitled: “Dual Loop DLL; Ser. No. 61,582,352, filed Dec. 31, 2011, entitled: “Delay-Locked Loop with Dual Feedback Controls”; Ser. No., 61,662,338, filed Jun. 20, 2012, entitled: “Delay-Locked Loop with Phase Offsets”, which applications are also incorporated by reference herein in their entirety.
- Delay-locked loops (DLLs) are often employed in integrated circuit devices to change the phase of a reference clock signal. In operation, a delay-locked loop generates an output clock signal based on an input clock signal to the delay-locked loop. The delay-locked loop generates an error signal by comparing the phase of the input clock signal to the phase of an output clock signal. Additionally, the delay-locked loop integrates the error signal and controls the delay of the input clock signal through a chain of delay elements based on the integrated error signal.
- Phase-locked loops (PLLs) are also employed in integrated circuit devices to change the phase of a reference clock signal. Unlike a delay-locked loop, a phase-locked loop includes a voltage-controller oscillator. In operation, the phase-locked loop generates an error signal by comparing the phase of an oscillating clock signal generated by the voltage controlled oscillator with the phase of an input clock signal to the phase-locked loop. Additionally, the phase-lock loop generates a control signal for the voltage controlled oscillator by integrating the error signal. Because the control signal controls the frequency of the oscillating signal generated by the voltage controlled oscillator, the voltage controlled oscillator performs an integration in the phase-locked loop. Generally, a phase-locked loop performs two integrations but a delay-locked loop performs only a single integration. Thus the phase-locked loop is a second order feedback system while the delay locked loop is a first order feedback system.
- In integrated circuit implementations, a delay-locked loop adjusts the error signal generated in a feedback loop of the delay-locked loop to compensate for voltage, temperature, and process variations across the integrated circuit. Because voltage, temperature, and process variations are generally independent of each other in an integrated circuit, the error signal generated by the delay-locked loop may not adjust to all these variations quickly enough to achieve phase-lock of the output clock signal to the input clock signal or have enough range to cover the variation.
- In various embodiments, a delay-lock loop includes two feedback loops for controlling delay elements in the delay-lock loop. The first feedback loop includes a feedback circuit for generating a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal generated by the delay-locked loop. The second feedback loop includes a power regulator that generates a regulated signal based on the feedback signal. The delay-lock loop further includes a variable delay circuit including a chain of delay elements. Furthermore, the chain of delay elements forms a resistor-capacitor network in the variable delay circuit. The feedback signal generated in the first feedback loop controls a capacitance of the resistor-capacitor network, and the regulated signal controls a resistance of the resistor-capacitor network. In this way, the delay of the input clock signal through the chain of delay elements is controlled by both the feedback signal and the regulated signal.
- In operation, the feedback signal generated in the first feedback loop and the regulated signal generated in the second feedback loop each compensates for temperature and voltage variations in an integrated circuit device including the delay-locked loop. The second feedback loop has a higher low-frequency gain and delay range than the first feedback loop but the first feedback loop has less filtering than the second feedback loop for filtering out higher frequency components. As a result, the first feedback loop responds more quickly to temperature and voltage variations than the second feedback loop. Although the second feedback loop responds less quickly to temperature and voltage variations than the first feedback loop, the second feedback loop compensates for higher temperature and voltage changes (e.g., fluctuations) than the first feedback loop. Because the delay-locked loop has two distinct feedback controls that compensate for voltage and temperature variations in the integrated circuit and each of the feedback controls has different characteristics for compensating for voltage and temperature variations over different frequency ranges, the delay-locked loop responds to both low frequency and high frequency variations of varying magnitude in the integrated circuit, with a wider frequency and delay range than other types of delay-locked loops having only a single feedback control.
- A system, in accordance with one embodiment, includes a delay-locked loop. The delay locked loop includes a feedback circuit, a power regulator, and a variable delay circuit. The feedback circuit is configured to generate a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal and an output clock signal. The power regulator is configured to generate a regulated signal by regulating a power supply using the feedback signal as a reference. The variable delay circuit is configured to generate the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.
- A method, in accordance with one embodiment, includes generating a feedback signal in a delay-locked loop. The feedback signal indicates a delay adjustment based on a phase difference between an input clock signal of the delay-locked loop and an output clock signal of the delay-locked loop. The method also includes generating a regulated signal by regulating a power supply using the feedback signal as a reference. Further, the method includes generating the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.
- A system, in accordance with one embodiment, includes a means for generating a feedback signal in a delay-locked loop. The feedback signal indicates a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal of the delay-locked loop. The system further includes a means for generating a regulated signal by regulating a power supply using the feedback signal as a reference and a means for generating the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention, and together with the description, serve to explain the principles of the invention.
-
FIG. 1 is a block diagram of a delay-locked loop, in accordance with an embodiment of the present invention. -
FIG. 2A is a block diagram of a variable delay circuit, in accordance with an embodiment of the present invention. -
FIG. 2B is a block diagram of a variable delay circuit, in accordance with an embodiment of the present invention. -
FIG. 3A is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention. -
FIG. 3B is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention. -
FIG. 4 is a block diagram of a variable resistor circuit, in accordance with an embodiment of the present invention. -
FIG. 5A is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention. -
FIG. 5B is a block diagram of a resistor-capacitor network, in accordance with an embodiment of the present invention. -
FIG. 6A is a block diagram of a receiver system, in accordance with an embodiment of the present invention. -
FIG. 6B is a block diagram of a receiver system, in accordance with an embodiment of the present invention. -
FIG. 7 is a timing diagram, in accordance with an embodiment of the present invention. -
FIG. 8 is a timing diagram, in accordance with an embodiment of the present invention. -
FIG. 9 is a timing diagram, in accordance with an embodiment of the present invention. -
FIG. 10 is a flow chart for a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. -
FIG. 11 is a flow chart for a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. -
FIG. 12 is a flow chart for a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. -
FIG. 13 is a flow chart for a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. - In various embodiments, a delay-lock loop includes two feedback loops for controlling delay elements in the delay-lock loop. The first feedback loop includes a feedback circuit for generating a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal generated by the delay-locked loop. The second feedback loop includes a power regulator that generates a regulated signal by regulating a power supply using the feedback signal as a reference. The delay-lock loop further includes a variable delay circuit including a resistor-capacitor network. The variable delay circuit controls a capacitance in the resistor-capacitor network based on the feedback signal and controls a resistance of the resistor-capacitor network based on the regulated signal. In this way, variable delay circuit generates the output clock signal by delaying the input clock signal based on both the feedback signal and the regulated signal.
- In various embodiments, the delay-locked loop is implemented in an integrated circuit device. Many DLLs use the regulated voltage to change the delay of the DLL. When this is done, there is usually an upper frequency at which the DLL can respond to the feedback signal. This is due to the regulator having multiple poles at low frequencies and the requirement that the loop needs to be stable. In one embodiment, another loop is added that only contains very high frequency poles, but has a much smaller frequency response range. In this way, a DLL with a higher frequency response can be created, that still regulates the supply to the DLL. Thus, the present disclosure provides a DLL having a plurality of loops coupled together, wherein each of the loops has performance characteristics that are different from each other and that together provide a hybrid system with improved characteristics over a DLL with just a single loop. In one embodiment, a first loop has poles at a lower frequency than the poles of the second loop. In other words, one embodiment has a first loop with a frequency response that is narrower than a frequency response of a second loop.
-
FIG. 1 illustrates a delay-lockedloop 100, in accordance with an embodiment of the present invention. The delay-lockedloop 100 includes afeedback circuit 105, apower regulator 110, and avariable delay circuit 155 coupled (e.g., connected) to each other. Thefeedback circuit 105 receives aninput clock signal 150 and anoutput clock signal 160. Moreover, thefeedback circuit 105 generates afeedback signal 115 indicating a delay adjustment for thevariable delay circuit 155 based on a phase difference between theinput clock signal 150 and theoutput clock signal 160. Thefeedback circuit 105 provides thefeedback signal 115 to both thepower regulator 110 and thevariable delay circuit 155. - The
power regulator 110 generates aregulated signal 145 by regulating a power supply using thefeedback signal 115 as a reference. In one embodiment, thepower regulator 110 generates theregulated signal 145 by regulating a voltage component of the power supply using thefeedback signal 115 as a reference. In this embodiment thepower regulator 110 includes a voltage regulator. In another embodiment, thepower regulator 110 generates theregulated signal 145 by regulating a current of the power supply using thefeedback signal 115 as a reference. In this embodiment, thepower regulator 110 includes a current regulator. In yet another embodiment, thepower regulator 110 regulates both a voltage component and a current component of the power supply using the feedback signal as a reference. In this embodiment, thepower regulator 110 includes both a voltage regulator and a current regulator. Thepower regulator 110 provides theregulated signal 145 to thevariable delay circuit 155. - The
variable delay circuit 155 generates theoutput clock signal 160 by delaying theinput clock signal 150 based on thefeedback signal 115 and theregulated signal 145. In this process, thevariable delay circuit 155 may shift a phase of the output clock signal relative to a phase of the input clock signal and generate a phase offset between theinput clock signal 150 and theoutput clock signal 160. For example, thevariable delay circuit 155 may be a voltage controlled delay line. - In various embodiments, the
feedback circuit 105 includes aloop filter 120, acharge pump 130, and aphase detector 140. Thephase detector 140 generates aphase signal 135 indicating a phase difference between theinput clock signal 150 and theoutput clock signal 160. Thephase detector 140 provides the phase signal to thecharge pump 130. In some embodiments, thephase signal 135 may include more than one component signal, for example a signal to indicate a positive phase offset of the output clock signal 160 from theinput clock signal 150 and another signal to indicate a negative phase offset of the output clock signal 160 from theinput clock signal 150. In some embodiments, thephase detector 140 is a phase-frequency detector (PFD). - The
charge pump 130 generates acharge pump signal 125 based on thephase signal 135. In various embodiments, thecharge pump signal 125 includes a voltage component indicating the phase difference between theinput clock signal 150 and theoutput clock signal 160. Thecharge pump 130 provides the charge pump signal to theloop filter 120. Theloop filter 120 generates thefeedback signal 115 by performing a low-pass filtering operation on thecharge pump signal 125. For example, theloop filter 120 may include a low-pass filter. In various embodiments, thepower regulator 110 includes a low-pass filter and performs a low-pass filtering operation on the feedback signal. For example, the cut-off frequency of the low-pass filter in theloop filter 120 may be higher than the cut-off frequency of the low-pass filter in thepower regulator 110. - In various embodiments, the
feedback circuit 105 in combination with thevariable delay circuit 155 form a first-order feedback loop of the delay-lockedloop 100 in which thefeedback signal 115 is a feedback control signal. Thefeedback circuit 105 in combination with thepower regulator 110 and thevariable delay circuit 155 form a second order feedback loop of the delay-lockedloop 100 in which theregulated signal 145 is a feedback control signal. In this way, the feedback loop excluding thepower regulator 110 is a first order feedback system and the feedback loop including thepower regulator 110 is a second order feedback system. - In various embodiments, the delay-locked
loop 100 is implemented in an integrated circuit of an integrated circuit device which may include an integrated circuit package containing the integrated circuit. In some embodiments, the delay-lockedloop 100 is implemented in a single integrated circuit die or chip. In other embodiments, the delay-lockedloop 100 is implemented in more than one integrated circuit die or chip of an integrated circuit device which may include a multichip package containing the integrated circuit die or chips. - In various embodiments, the
variable delay circuit 155 compensates for process, temperature, and voltage variations in the integrated circuit device based on theregulated signal 145 and thefeedback signal 115. Although, thefeedback signal 115 in the first order feedback loop of the delay-lockedloop 100 responds more quickly than theregulated signal 145 in the second order feedback loop of the delay-lockedloop 100, the second order feedback loop of the delay-locked loop compensates for larger variations (e.g. fluctuations) in the integrated circuit device. Because the delay-lockedloop 100 has two distinct feedback controls (i.e., thefeedback signal 115 and the regulated signal 145) that compensate for variations in the integrated circuit device and because each of the feedback controls is more responsive to either high frequency variations or large magnitude variations than the other feedback control, the delay-lockedloop 100 is more robust to variations in the integrated circuit device over a given frequency range and magnitude range than other types of delay-locked loops having only a single feedback control. The robustness is reflected in a wider frequency range of operation and a faster response time. -
FIG. 2A illustrates thevariable delay circuit 155 a, in accordance with an embodiment of the present invention. Thevariable delay circuit 155 a includes a resistor-capacitor network 235. The resistor-capacitor network 235 generates theoutput clock signal 160 by delaying theinput clock signal 150 based on thefeedback signal 115 and theregulated signal 145. For example, the resistor-capacitor network 235 may be a voltage-controlled delay line. The resistor-capacitor network 235 has a capacitance controlled by the feedback signal and has a resistance controlled by theregulated signal 145. Moreover, the resistor-capacitor network 235 has a resistor-capacitor (RC) time constant determined by the resistance and capacitance of the resistor-capacitor network 235 and which determines delay of theoutput clock signal 160 relative to theinput clock signal 150. In this way, the resistor-capacitor network 235 generates theoutput clock signal 160 by delaying theinput clock signal 150 depending on the RC time constant of the resistor-capacitor network 235. - In some embodiments, the
variable delay circuit 155 a includes an optionalresistance control circuit 205. In these embodiments, theresistance control circuit 205 generates aresistance control signal 220 based on theregulated signal 145 and provides theresistance control signal 220 to the resistor-capacitor network 235. Theresistance control signal 220 controls the resistance of the resistor-capacitor network 235. In various embodiments, theresistance control signal 220 may be an analog signal or a digital signal and may include more than one component signal. In some embodiments, theresistance control signal 220 includes both analog and digital component signals. In embodiments without theresistance control circuit 205, the resistance control signal 200 is the same as theregulated signal 145. - In some embodiments, the
variable delay circuit 155 a includes an optionalcapacitance control circuit 210. In these embodiments, thecapacitance control circuit 210 generates acapacitance control signal 225 based on thefeedback signal 115 and provides thecapacitance control signal 225 to the resistor-capacitor network 235. Thecapacitance control signal 225 controls the capacitance of the resistor-capacitor network 235. In various embodiments, thecapacitance control signal 225 may be an analog signal or a digital signal and may include more than one component signal. In some embodiments, thecapacitance control signal 225 includes both analog and digital component signals. In embodiments without thecapacitance control circuit 210, thecapacitance control signal 225 is the same as thefeedback signal 115. -
FIG. 2B illustrates thevariable delay circuit 155 b, in accordance with an embodiment of the present invention. Thevariable delay circuit 155 b includes a resistor-capacitor network 235. The resistor-capacitor network 235 generates theoutput clock signal 160 by delaying theinput clock signal 150 based on thefeedback signal 115 and theregulated signal 145. For example, the resistor-capacitor network 235 may be a voltage-controlled delay line. The resistor-capacitor network 235 has a capacitance controlled by thefeedback signal 115 and has a resistance controlled by theregulated signal 145. Moreover, the resistor-capacitor network 235 has a resistor-capacitor (RC) time constant determined by the resistance and capacitance of the resistor-capacitor network 235 and which determines delay of theoutput clock signal 160 relative to theinput clock signal 150. In this way, the resistor-capacitor network 235 generates theoutput clock signal 160 by delaying theinput clock signal 150 by the RC time constant of the resistor-capacitor network 235. - In some embodiments, the
variable delay circuit 155 b includes an optionalresistance control circuit 205. In these embodiments, theresistance control circuit 205 generatesresistance control signals 220 a-b based on theregulated signal 145 and provides theresistance control signals 220 a-b to the resistor-capacitor network 235. Theresistance control signals 220 a-b control the resistance of the resistor-capacitor network 235. In various embodiments, theresistance control signals 220 a-b may include an analog signal or a digital signal and may include more than one component signal. In some embodiments, the resistance control signals 220 include both analog and digital component signals. In embodiments without theresistance control circuit 205, the resistance control signals 220 are component signals of theregulated signal 145. - In some embodiments, the
variable delay circuit 155 b includes an optionalcapacitance control circuit 210. In these embodiments, thecapacitance control circuit 210 generatescapacitance control signals 225 a-b based on thefeedback signal 115 and provides thecapacitance control signals 225 a-b to the resistor-capacitor network 235. The capacitance control signals 225 control the capacitance of the resistor-capacitor network 235. In various embodiments, the capacitance control signals 225 may include an analog signal or a digital signal and may include more than one component signal. In some embodiments, thecapacitance control signals 225 a-b include both analog and digital component signals. In embodiments without thecapacitance control circuit 210, the capacitance control signals 225 are component signals of thefeedback signal 115. -
FIG. 3A illustrates the resistor-capacitor network 235 a, in accordance with an embodiment of the present invention. The resistor-capacitor network 235 a includes a chain of variable delay elements 300 (e.g., variable delay elements 300 a-d). The variable delay element 300 includes a variable resistor circuit 305 (e.g., avariable resistor circuit 305 a-d) and a variable capacitor circuit 315 (e.g., a variable capacitor circuit 315 a-d). Thevariable resistor circuit 305 receives a clock signal at an input of thevariable resistor circuit 305 and generates a clock signal at an output of thevariable resistor circuit 305 by inverting the clock signal received at the input. Moreover, the resistance control signal 220 (e.g., regulated signal 145) controls a resistance of thevariable resistance circuit 305. The output ofresistance control circuit 305 in the variable delay element 300 is coupled (e.g., connected) to an output of the variable capacitor circuit 315 in the variable delay element 300. - The variable capacitor circuit 315 in the variable delay element 300 receives the inverted clock signal at the output of the variable capacitor circuit 315. Additionally, the variable capacitor circuit 315 receives the capacitance control signal 225 (e.g., the feedback signal 115) at an input of the variable capacitor circuit 315. The
capacitance control signal 225 controls a capacitance of the variable capacitor circuit 315. For example, the variable capacitor circuit 315 may include a varactor having a capacitance controlled by the capacitance control signal received at an input of the varactor. - As illustrated in
FIG. 3A , thevariable resistor circuit 305 a of thevariable delay element 300 a receives theinput clock signal 150 at the input of thevariable resistor circuit 305 a and generates the clock signal 310 a. Thevariable resistor circuit 305 b of thevariable delay element 300 b receives the clock signal 310 a at the input of thevariable resistor circuit 305 b and generates theclock signal 310 b. Thevariable resistor circuit 305 c of thevariable delay element 300 c receives theclock signal 310 b at the input of thevariable resistor circuit 305 c and generates theclock signal 310 c. Thevariable resistor circuit 305 d of thevariable delay element 300 d receives theclock signal 310 c at the input of thevariable resistor circuit 305 d and generates theoutput clock signal 160. Although the embodiment of the resistor-capacitor network 235 illustrated inFIG. 3A includes four variable delay elements 300, the resistor-capacitor network 235 may have any number of variable delay elements 300 in other embodiments. -
FIG. 3B illustrates the resistor-capacitor network 235 b, in accordance with an embodiment of the present invention. In this embodiment, a resistance control signal 220 a is coupled to and controls the resistance of thevariable resistance circuits resistance control signal 220 b is coupled to and controls the resistance of thevariable resistance circuits variable resistance circuits 305 in the chain of variable delay elements 300 and together the resistance control signals 220 a and 220 b control thevariable resistance circuits 305 in the chain. Similarly numbered elements are described inFIG. 3A . - In the embodiment of
FIG. 3B , a capacitance control signal 225 a is coupled to and controlsvariable capacitor circuits capacitance control signal 225 b is coupled to and controls capacitorcircuits - In this embodiment, the
variable delay elements variable delay elements FIG. 2B ,FIG. 5B , andFIG. 9 . -
FIG. 4 illustrates thevariable resistor circuit 305, in accordance with an embodiment of the present invention. Thevariable resistor circuit 305 includes aninverter 420, agated inverter 425, and agated inverter 430. Theinverter 420 includes P-type transistor P1 and P2 and N-type transistors N1 and N2. For example, the transistors P1, P2, N1, and N2 may be field effect transistors (FET) or metal-oxide-semiconductor (MOS) transistors. A source of the transistor P1 is connected to a supply voltage Vdd and a gate of the transistor P1 is connected to a ground potential Vss. A drain of the transistor P1 is connected to a source of the transistor P2. A gate of the transistor P2 receives theinput clock signal 150. A drain of the transistor P2 is connected to a drain of the transistor N1. A gate of the transistor N1 receives theclock signal 150. A source of the transistor N1 is connected to a drain of the transistor N2. A gate of the transistor N2 is connected to the supply voltage Vdd. A source of the transistor N2 is connected to the ground potential Vss. Theinverter 420 generates and outputs a component of theclock signal 310. - The
gated inverter 425 includes P-type transistor P3 and P4 and N-type transistors N3 and N4. For example, the transistors P3, P4, N3, and N4 may be field effect transistors (FET) or metal-oxide-semiconductor (MOS) transistors. A source of the transistor P3 is connected to a supply voltage Vdd and a gate of the transistor P3 is connected to acontrol signal 405, which is a signal component of theresistance control signal 220. A drain of the transistor P3 is connected to a source of the transistor P4. A gate of the transistor P4 receives theinput clock signal 150. A drain of the transistor P4 is connected to a drain of the transistor N3. A gate of the transistor N3 receives theclock signal 150. A source of the transistor N3 is connected to a drain of the transistor N4. A gate of the transistor N4 is connected to acontrol signal 400, which is a signal component of theresistance control signal 220. A source of the transistor N4 is connected to the ground potential Vss. - The
gated inverter 425 generates and outputs a component of theclock signal 310 based on the control signals 400 and 405. Moreover, thecontrol signal 400 controls the resistance between the source and drain of the transistor N4 and thecontrol signal 405 controls the resistance between the source and the drain of the transistor P3. In this way, the control signals 400 and 405 control a resistance component in thevariable resistor circuit 305. For example, the control signals 400 and 405 may be digital signals for turning on or turning off the respective corresponding transistors N4 and P3. In another example, the control signals 400 and 405 may be analog signals for biasing the respective corresponding transistors N4 and P3 (i.e., partially turning on the transistors N4 and P3). - The
gated inverter 430 includes P-type transistor P5 and P6 and N-type transistors N5 and N6. For example, the transistors P5, P6, N5, and N6 may be field effect transistors (FET) or metal-oxide-semiconductor (MOS) transistors. A source of the transistor P5 is connected to a supply voltage Vdd and a gate of the transistor P5 is connected to acontrol signal 415, which is a signal component of theresistance control signal 220. A drain of the transistor P5 is connected to a source of the transistor P6. A gate of the transistor P6 receives theinput clock signal 150. A drain of the transistor P6 is connected to a drain of the transistor N5. A gate of the transistor N5 receives theclock signal 150. A source of the transistor N5 is connected to a drain of the transistor N6. A gate of the transistor N6 is connected to acontrol signal 410, which is a signal component of theresistance control signal 220. A source of the transistor N6 is connected to the ground potential Vss. - The
gated inverter 430 generates and outputs a component of theclock signal 310 based on the control signals 410 and 415. Moreover, thecontrol signal 410 controls the resistance between the source and drain of the transistor N6 and thecontrol signal 415 controls the resistance between the source and the drain of the transistor P5. In this way, the control signals 410 and 415 control a resistance component in thevariable resistor circuit 305. For example, the control signals 410 and 415 may be digital signals for turning on or turning off the respective corresponding transistors N6 and P5. In another example, the control signals 410 and 415 may be analog signals for biasing the respective corresponding transistors N6 and P5 (i.e., partially turning on the transistors N6 and P5). - Although the embodiment of the
variable resistor circuit 305 illustrated inFIG. 4 includes oneinverter 420 and twogated inverters variable resistor circuit 305 may have any number ofinverters 420 and any number of gated inverters (e.g.,gated inverters 425 or 430) in other embodiments. Moreover the sizes of the transistors may differ among theinverters 420 and the gate inverters (e.g.,gated inverters 425 or 430) in thevariable resistor circuit 305. -
FIG. 5A illustrates a resistor-capacitor network 235, in accordance with an embodiment of the present invention. The resistor-capacitor network 235 includes four variable delay elements 300 (i.e., variable delay elements 300 a-d). As illustrated inFIG. 5A , thevariable delay element 300 a generates aclock signal 500 having a ninety-degree phase offset from theinput clock signal 150. Thevariable delay element 300 b generates aclock signal 505 having a one-hundred eighty degree phase offset from theinput clock signal 150. Thevariable delay element 300 c generates aclock signal 510 having a two-hundred seventy degree phase offset from theinput clock signal 150. Thevariable delay element 300 d generates theoutput clock signal 160 having a zero degree phase offset from theinput clock signal 150. - In this embodiment, the
clock signal 500 and theclock signal 510 form a clock signal pair in which the clock signals 500 and 510 are component signals of the clock signal pair. Theclock signal 505 and theoutput clock signal 160 form another clock signal pair in which the clock signals 505 and 160 are component signals of the clock signal pair. For example, the clock signal pair including theclock signal 500 and theclock signal 510 may be in-phase clock signals and theclock signal 505 and theoutput clock signal 160 may be quadrature clock signals. In other embodiments, theresistor capacitor network 235 may generate more or fewer than four clock signals having different offsets from theinput clock signal 150. For example, theresistor capacitor network 235 may generate eight clock signals each having a different phase offset from theinput clock signal 150 that is a multiple of forty-five degrees. As another example, theresistor capacitor network 235 may generate sixteen clock signals each having a different phase offset from theinput clock signal 150 that is a multiple of twenty-two and a half degrees. - In various embodiments, the
variable delay circuit 155 using resistor-capacitor network 235 will also include an optionalphase adjustment circuit 515. Thephase adjustment circuit 515 adjusts a phase offset between two clock signal pairs while maintaining the phase offset between the component signals in each of the clock signal pairs. For example, thephase adjustment circuit 515 may pass the clock signal pair including the clock signals 505 and 160 by passing theclock signal 160 as aclock signal 520 and passing theclock signal 505 as aclock signal 530. In this example, thephase adjustment circuit 515 adjusts the phase offset between the clock signal pair including the clock signals 505 and 160 and the clock signal pair including the clock signals 500 and 510 shifting the phases of the clock signals 500 and 510 by substantially the same amount relative to the phase of theinput clock signal 150. In this way, thephase adjustment circuit 515 adjusts a phase offset between the two clock signal pairs while maintaining the phase offset between the component signals in each of the clock signal pairs. -
FIG. 5B illustrates the resistor-capacitor network 235, in accordance with an embodiment of the present invention. The resistor-capacitor network 235 is controlled byresistance control signal 220 andcapacitance control signal 225, and is cascaded with thephase adjustment circuit 515 having separate phase offsets controls 540 a and 540 b for controlling the phase offsets of the clock signals 520, 525, 530, and 535 generated by thephase adjustment circuit 515. In another embodiment, the resistor-capacitor network 235 is controlled by resistance control signals 220 a and 220 b, and capacitance control signals 225 a and 225 b. In each of these embodiments, the resistor-capacitor network 235 includes four modes of cascaded phase operation. - In a first mode of cascaded phase operation, the resistor-
capacitor network 235 generatesclock signal phase adjustment circuit 515 generates the clock signals 520, 525, 530, and 535 having constant phase offsets. In a second mode of cascaded phase operation, the resistor-capacitor network 235 generatesclock signal phase adjustment circuit 515 generates the clock signals 520, 525, 530, and 535 having constant phase offsets. In a third mode of cascaded phase operation, the resistor-capacitor network 235 generatesclock signal phase adjustment circuit 515 generates the clock signals 520, 525, 530, and 535 having variable phase offsets. In a fourth mode of cascaded phase operation, the resistor-capacitor network 235 generatesclock signal phase adjustment circuit 515 generates the clock signals 520, 525, 530, and 535 having variable phase offsets. -
FIG. 6A illustrates areceiver system 600, in accordance with an embodiment of the present invention. Thereceiver system 600 includes aclock source 630 and data receivers 605 (e.g.,data receivers clock source 630 generates aclock signal 150 including component clock signals having phase offsets with respect to each other and provides theclock signal 150 to each of thedata receivers 600. In addition to receiving theclock signal 150, each of the data receivers 605 receives a corresponding input data stream 610 (e.g., input data streams 610 a-b) and generates a corresponding output data stream 625 (e.g., output data streams 625 a-b) based on the corresponding input data stream. - In addition to a delay-locked loop 100 (e.g., delay locked
loop 100 a-b), each of the data receivers 605 includes an edge detection circuit 615 (e.g., edge detection circuit 615 a-b), a data sampling circuit 620 (e.g., data sampling circuit 620 a-b), a phase multiplexer (Phase MUX) 635 (e.g., phase multiplexers 635 a-b), and a phase mixer 645 (e.g., phase mixers 645 a-b). The phase mixer 645 in the data receiver 605 is coupled (e.g., connected) to the phase multiplexer 635 and the delay-lockedloop 100 of the data receiver 605. Additionally, the delay-lockedloop 100 of the data receiver 605 is coupled (e.g., connected) to the edge detection circuit 615 and the data sampling circuit 620 of the data receiver 605. As illustrated inFIG. 6A , thedata receiver 605 a includes the delay-lockedloop 100 a, theedge detection circuit 615 a, thedata sampling circuit 620 a, thephase multiplexer 635 a, and thephase mixer 645 a. Thedata receiver 605 b includes the delay-lockedloop 100 b,edge detection circuit 615 b, thedata sampling circuit 620 b, thephase multiplexer 635 b, and thephase mixer 645 b. - In the data receiver 605, the phase multiplexer 635 receives the
clock signal 150 and selects two or more component clock signals 640 of theclock signal 150, for example based on a user input. The phase multiplexer 635 passes the selected component clock signals 640 to the phase mixer 645. In turn, the phase mixer 645 generates a single phase clock signal 650 by mixing the selected component clock signals 640 received from the phase multiplexer 635. For example, the phase mixer 645 may generate the single phase clock signal 650 by individually weighting each of the selected component clock signals 640 based on user input and combining the weighted component clock signals. - The delay-locked
loop 100 generates a clock signal pair including the clock signals 515 and 525 (e.g., clock signals 515 a-b and 525 a-b) and provides the clock signal pair to the edge detection circuit 615. In turn, the edge detection circuit 615 detects data edge transitions in the input date stream based on the clock signal pair including the clock signal signals 515 and 525 and generates a recovered clock signal 612 (e.g., recovered clock signal 612 a-b) based on the clock signals 515 and 525. Additionally, the delay-lockedloop 100 generates a clock signal pair including the clock signals 520 and 530 (e.g., clock signals 520 a-b and 530 a-b) and provides the clock signal pair to the data sampling circuit 620. In turn, the data sampling circuit 620 samples data bits in the input data stream based on the recovered clock signal 612 and on the clock signal pair including the clock signals 520 and 530. - In some embodiments, the clock signals 520 and 530 in the clock signal pair received at the data sampling circuit 620 are delayed by circuitry in the data sampling circuit 620 so that the phases of the clock signals 520 and 530 in the clock signal pair are shifted with respect to the phases of the recovery clock signal 612. For example, the clock signals 520 and 530 in the clock signal pair may be delayed through a decision feedback equalizer (DFE) in the data sampling circuit 620. As a result, the data sampling circuit 620 does not sample data bits near a midpoint between clock edge transitions of the recovered clock signal 612. In some of these embodiments, the
phase adjustment circuit 515 in thevariable delay circuit 155 of the delay-lockedloop 100 in the data receiver 605 adjusts the phase offset between the clock signal pair including the clock signals 515 and 525 and the clock signal pair including the clock signals 520 and 530 while maintaining the phase offset between the clock signals 515 and 520, and maintaining the phase offset between the clock signals 525 and 530. As a result, of the adjustment to the phase offset between the two clock signal pairs, the data sampling circuit 620 samples data bits in the input data stream 610 at substantially the midpoints of the data bits between clock edge transitions of the input data stream 610 received at thedata receiver 600. -
FIG. 6B illustrates an embodiment ofreceiver system 600, in accordance with an embodiment of the present invention. In this embodiment, thedata receiver 605b 2 does not include thephase multiplexer 635 b but instead uses the selected component clock signals 640 a generated by thephase multiplexer 635 a of thedata receiver 605 a, which reduces power consumption in thereceiver system 600. As illustrated inFIG. 6B , thephase mixer 645 b of thedata receiver 605b 2 receives the selected component clock signals 640 a generated by thephase multiplexer 635 a of thedata receiver 605 a. Although each of thephase mixers data receivers phase mixers phase mixers -
FIG. 7 illustrates a timing diagram 700, in accordance with an embodiment of the present invention. The timing diagram 700 shows exemplary waveforms for theoutput clock signal 160 and the clock signals 500, 505, and 510. As may be envisioned fromFIG. 7 , theoutput clock signal 160 has a zero degree phase offset from theinput clock signal 150. Theclock signal 500 has a ninety degree phase offset from theinput clock signal 150. Theclock signal 510 has a one-hundred eighty degree phase offset from theinput clock signal 150. Theclock signal 520 has a two-hundred seventy degree phase offset from theinput clock signal 150. - As is also illustrated in
FIG. 7 , the period between successive clock edge transitions of each of the clock signals is T time units. Moreover, clock edge transitions of the clock signals 500 and 510 occur substantially at a midpoint between successive clock edge transitions of the clock signals 160 and 510 at a period of T/2 time units from each clock edge transition of the successive clock edge transitions of theoutput clock signal 160 and theclock signal 505. -
FIG. 8 illustrates a timing diagram 800, in accordance with an embodiment of the present invention. The timing diagram 800 shows exemplary waveforms for the clock signals 520, 525, 530, and 535 generated by thephase adjustment circuit 515 based on theoutput clock signal 160 and the clock signals 500, 505, and 510. As may be envisioned fromFIG. 8 , theclock signal 520 has a zero degree phase offset from theinput clock signal 150. Theclock signal 525 has a seventy-five degree phase offset from theinput clock signal 150. Theclock signal 530 has a one-hundred eighty degree phase offset from theinput clock signal 150. Theclock signal 535 has a two-hundred fifty-five degree phase offset from theinput clock signal 150. - As is also illustrated in
FIG. 8 , the period between successive clock edge transitions of each of the clock signals is T time units. Moreover, clock edge transitions of the clock signals 525 and 535 do not occur substantially at a midpoint between successive clock edge transitions of the clock signals 520 and 530 because clock edge transitions of the clock signals 525 and 535 are less than a period of T/2 time units from one clock edge transition of the successive clock edge transitions of theclock signal -
FIG. 9 illustrates a timing diagram 900, in accordance with an embodiment of the present invention. The timing diagram 900 shows exemplary waveforms for theoutput clock signal 160 and the clock signals 500, 505, and 510. As may be envisioned fromFIG. 9 , theoutput clock signal 160 has a zero degree phase offset from theinput clock signal 150. Theclock signal 500 has a ninety degree phase offset from theinput clock signal 150. Theclock signal 505 has a one-hundred eighty degree phase offset from theinput clock signal 150. Theclock signal 510 has a two-hundred seventy degree phase offset from theinput clock signal 150. - As is also illustrated in
FIG. 9 , the period between successive clock edge transitions of each of the clock signals is T time units. Moreover, clock edge transitions of the clock signals 500 and 510 occur substantially at a midpoint between successive clock edge transitions of the clock signals 160 and 510 at a period of T/2 time units from each clock edge transition of the successive clock edge transitions of theoutput clock signal 160 and theclock signal 505. In contrast to the clock signals 500, 505, and 510 illustrated inFIG. 7 , some of the clock edges of the clock signals 500, 505, and 515 ofFIG. 9 have phase changes (e.g., positive phase changes and negative phase changes) corresponding to phase time delays (e.g., positive phase time delays P+ and negative phase time delays P−). As a result of the phase changes, the clock signals 500, 505, and 510 ofFIG. 9 have asymmetric waveforms. -
FIG. 10 illustrates amethod 1000 of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. Instep 1005, afeedback signal 115 is generated indicating a delay adjustment for avariable delay circuit 155 based on aninput clock signal 150 and an output clock signal. In various embodiments, thefeedback circuit 105 generates thefeedback signal 115. Themethod 1000 then proceeds to step 1010. - In
step 1010, aregulated signal 145 is generated by regulating a power supply using thefeedback signal 115 as a reference. In various embodiments, thepower regulator 110 generates thefeedback signal 115. Themethod 1000 then proceeds to step 1015. - In
step 1015, theoutput clock signal 160 is generated by delaying theinput clock signal 150 based on thefeedback signal 115 and theregulated signal 145. In various embodiments, thevariable delay circuit 155 generates theoutput clock signal 160. Themethod 1000 then ends. - In various embodiments, the
method 1000 illustrated inFIG. 10 may include more or fewer than the steps 1005-1015 illustrated inFIG. 10 and described above. In some embodiments, the steps 1005-1015 of themethod 1000 may be performed in a different order than the order illustrated inFIG. 10 and described above. In some embodiments, some of the steps 1005-1015 of themethod 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1005-1015 may be performed more than once in themethod 1000. -
FIG. 11 illustrates a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. In this embodiment, the portion of the method illustrated inFIG. 11 includes embodiments ofstep 1005 of themethod 1000 illustrated inFIG. 10 . Instep 1105, aphase signal 135 indicating a phase difference between theinput clock signal 150 and theoutput clock signal 160 is generated. In various embodiments, thephase detector 140 generates thephase signal 135. The portion of themethod 1000 then proceeds to step 1110. - In
step 1110, acharge pump signal 125 is generated based on thephase signal 115. In various embodiments, thecharge pump 130 generates thecharge pump signal 125. The portion of themethod 1000 then proceeds to step 1115. - In
step 1115, thefeedback signal 115 is generated by low-pass filtering thecharge pump signal 125. In various embodiments, theloop filter 120 generates thefeedback signal 115. The portion of themethod 1000 then ends. - In various embodiments, the
portion method 1000 illustrated inFIG. 11 may include more or fewer than the steps 1105-1115 illustrated inFIG. 11 and described above. In some embodiments, the steps 1105-1115 of themethod 1000 may be performed in a different order than the order illustrated inFIG. 11 and described above. In some embodiments, some of the steps 1105-1115 of themethod 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1105-1115 may be performed more than once in themethod 1000. -
FIG. 12 illustrates a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. In this embodiment, the portion of the method illustrated inFIG. 12 includes embodiments ofstep 1015 of themethod 1000 illustrated inFIG. 10 . Instep 1205, a resistance of a resistor-capacitor network 235 is selected based on theregulated signal 145. In various embodiments, thevariable delay circuit 155 selects the resistance of the resistor-capacitor network 235 based on theregulated signal 145. In this way, thevariable delay circuit 155 controls the resistance of the resistor-capacitor network 235 based on theregulated signal 145. The portion of themethod 1000 then proceeds to step 1210. - In
step 1210, a capacitance of a resistor-capacitor network 235 is selected based on thefeedback signal 115. In various embodiments, thevariable delay circuit 155 selects the capacitance of the resistor-capacitor network 235 based on thefeedback signal 115. In this way, thevariable delay circuit 155 controls the capacitance of the resistor-capacitor network 235 based on thefeedback signal 115. The portion of themethod 1000 then ends. - In various embodiments, the
portion method 1000 illustrated inFIG. 12 may include more or fewer than the steps 1205-1210 illustrated inFIG. 12 and described above. In some embodiments, the steps 1205-1210 of themethod 1000 may be performed in a different order than the order illustrated inFIG. 12 and described above. In some embodiments, some of the steps 1205-1210 of themethod 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1205-1100 may be performed more than once in themethod 1000. -
FIG. 13 illustrates a portion of a method of generating an output clock signal in a delay-locked loop, in accordance with an embodiment of the present invention. In this embodiment, the portion of the method illustrated inFIG. 13 may be performed afterstep 1015 of themethod 1000 illustrated inFIG. 10 . Instep 1305, a first clock signal pair is received. In various embodiments, the delay-lockedloop 100 generates the first clock signal pair including theclock signal 505 and theoutput clock signal 160 and provides the first clock signal pair to thephase adjustment circuit 515, and thephase adjustment circuit 515 provides the first clock signal pair to the edge detection circuit 610 as the clock signals 520 and 530. In turn, the edge detection circuit 610 receives the first clock signal pair from thephase adjustment circuit 515. In other embodiments, the delay-lockedloop 100 provides the first clock signal pair to the edge detection circuit 610, and the edge detection circuit 610 receives the first clock signal pair from thephase adjustment circuit 515. The portion of themethod 1000 then proceeds to step 1310. - In
step 1310, a second clock signal pair having a phase offset from the first clock signal pair is received. In various embodiments, the delay-lockedloop 100 generates clock signals 500 and 510 and provides the clock signals 500 and 510 to thephase adjustment circuit 515. Thephase adjustment circuit 515 generates the second clock signal pair includingclock signal phase adjustment circuit 515. - In another embodiment, the delay-locked
loop 100 generates the first clock signal pair based on the clock signals 500 and 510, and generates the second clock signal pair based on theoutput clock signal 160 and theclock signal 505. The portion of themethod 1000 then proceeds to step 1315. - In
step 1315, a phase offset between the first clock signal pair and the second clock signal pair is adjusted while maintaining the phase offset between the component clock signals in each of the clock signal pairs. In various embodiments, thephase adjustment circuit 515 adjusts the phase offset between the first clock signal pair and the second clock signal pair but maintains the phase offset between the component clock signals in the first clock signal pair and between the component clock signals in the second clock signal pair. The portion of themethod 1000 then proceeds to step 1320. - In
step 1320, edge transitions are detected in an input data stream based on the first clock signal pair. In various embodiments, the edge detection circuit 610 detects data edge transitions in the input data stream based on the first clock signal pair. The portion of themethod 1000 then proceeds to step 1325. - In
step 1325, data bits in the input data stream are sampled based on the second clock signal pair. In various embodiments, the data sampling circuit 615 samples data bits in the input data stream based on the second clock signal pair. The portion of themethod 1000 then ends. - In various embodiments, the
portion method 1000 illustrated inFIG. 13 may include more or fewer than the steps 1305-1325 illustrated inFIG. 13 and described above. In some embodiments, the steps 1305-1325 of themethod 1000 may be performed in a different order than the order illustrated inFIG. 13 and described above. In some embodiments, some of the steps 1305-1325 of themethod 1000 may be performed in parallel or substantially simultaneously. In various embodiments, one or more of the steps 1305-1325 may be performed more than once in themethod 1000. - Although the invention has been described with reference to particular embodiments thereof, it will be apparent to one of ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Accordingly, the scope of the invention will be defined by the attached claims not by the above detailed description.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/231,739 US9148154B2 (en) | 2011-12-20 | 2014-03-31 | Delay-locked loop with independent phase adjustment of delayed clock output pairs |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161578216P | 2011-12-20 | 2011-12-20 | |
US201161582352P | 2011-12-31 | 2011-12-31 | |
US201261662338P | 2012-06-20 | 2012-06-20 | |
US13/720,981 US8704570B2 (en) | 2011-12-20 | 2012-12-19 | Delay-locked loop with phase adjustment |
US14/231,739 US9148154B2 (en) | 2011-12-20 | 2014-03-31 | Delay-locked loop with independent phase adjustment of delayed clock output pairs |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/720,981 Continuation US8704570B2 (en) | 2011-12-20 | 2012-12-19 | Delay-locked loop with phase adjustment |
Publications (3)
Publication Number | Publication Date |
---|---|
US20140210531A1 US20140210531A1 (en) | 2014-07-31 |
US20150263737A9 true US20150263737A9 (en) | 2015-09-17 |
US9148154B2 US9148154B2 (en) | 2015-09-29 |
Family
ID=48609513
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/720,981 Active US8704570B2 (en) | 2011-12-20 | 2012-12-19 | Delay-locked loop with phase adjustment |
US14/231,739 Active US9148154B2 (en) | 2011-12-20 | 2014-03-31 | Delay-locked loop with independent phase adjustment of delayed clock output pairs |
US14/231,730 Abandoned US20150244381A9 (en) | 2011-12-20 | 2014-03-31 | Delay-locked loop with dual loop filters for fast response and wide frequency and delay range |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/720,981 Active US8704570B2 (en) | 2011-12-20 | 2012-12-19 | Delay-locked loop with phase adjustment |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/231,730 Abandoned US20150244381A9 (en) | 2011-12-20 | 2014-03-31 | Delay-locked loop with dual loop filters for fast response and wide frequency and delay range |
Country Status (1)
Country | Link |
---|---|
US (3) | US8704570B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150244266A1 (en) * | 2014-02-24 | 2015-08-27 | Sony Corporation | Voltage conversion circuit and electronic circuit |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8704570B2 (en) * | 2011-12-20 | 2014-04-22 | Mosys, Inc. | Delay-locked loop with phase adjustment |
US9461655B2 (en) | 2012-06-20 | 2016-10-04 | Synopsys, Inc. | Phase interpolator with phase traversing for delay-locked loop |
US9319248B2 (en) | 2012-12-21 | 2016-04-19 | Nvidia Corporation | Decision feedback equalizer using current mode processing with CMOS compatible output level |
US9231802B2 (en) | 2012-12-26 | 2016-01-05 | Nvidia Corporation | Influence clock data recovery settling point by applying decision feedback equalization to a crossing sample |
US9184907B2 (en) | 2012-12-28 | 2015-11-10 | Nvidia Corporation | Flexible threshold counter for clock-and-data recovery |
US8907706B2 (en) * | 2013-04-29 | 2014-12-09 | Microsemi Semiconductor Ulc | Phase locked loop with simultaneous locking to low and high frequency clocks |
US9762381B2 (en) * | 2013-07-03 | 2017-09-12 | Nvidia Corporation | Adaptation of crossing DFE tap weight |
US9413518B2 (en) | 2013-08-12 | 2016-08-09 | Nvidia Corporation | Clock data recovery circuit |
TWI558095B (en) * | 2014-05-05 | 2016-11-11 | 瑞昱半導體股份有限公司 | Clock generation circuit and method thereof |
EP2983295B1 (en) | 2014-08-04 | 2019-04-10 | Synopsys, Inc. | Delay-locked loop arrangement and method for operating a delay-locked loop circuit |
CN107528583B (en) * | 2016-06-21 | 2022-04-19 | 马维尔亚洲私人有限公司 | Frequency doubling delay locked loop using a sample time to digital converter |
TWI616065B (en) * | 2016-07-04 | 2018-02-21 | 奇景光電股份有限公司 | Receiver circuit and controlling method thereof |
KR102366972B1 (en) * | 2017-12-05 | 2022-02-24 | 삼성전자주식회사 | Clock and data recovery device and method using current-controlled oscillator |
US10630275B2 (en) * | 2018-02-26 | 2020-04-21 | Nxp B.V. | Constant-on-time pulse generator circuit for a DC-DC converter |
US10373671B1 (en) * | 2018-04-09 | 2019-08-06 | Micron Technology, Inc. | Techniques for clock signal jitter generation |
US11095296B2 (en) * | 2018-09-07 | 2021-08-17 | Innophase, Inc. | Phase modulator having fractional sample interval timing skew for frequency control input |
US11206026B2 (en) * | 2019-09-06 | 2021-12-21 | SK Hynix Inc. | Delay line, a delay locked loop circuit and a semiconductor apparatus using the delay line and the delay locked loop circuit |
US10972108B1 (en) * | 2019-12-06 | 2021-04-06 | Qualcomm Incorporated | Systems and methods for reduction of in-phase and quadrature-phase (IQ) clock skew |
WO2021178147A1 (en) * | 2020-03-03 | 2021-09-10 | Innophase, Inc. | Phase modulator having fractional sample interval timing skew for frequency control input |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6868504B1 (en) * | 2000-08-31 | 2005-03-15 | Micron Technology, Inc. | Interleaved delay line for phase locked and delay locked loops |
US7199624B2 (en) * | 2003-04-30 | 2007-04-03 | Intel Corporation | Phase locked loop system capable of deskewing |
US7436227B2 (en) * | 2003-05-02 | 2008-10-14 | Silicon Laboratories Inc. | Dual loop architecture useful for a programmable clock source and clock multiplier applications |
US6977558B2 (en) * | 2003-08-28 | 2005-12-20 | International Busines Machines Corporation | Self-adaptive voltage regulator for a phase-locked loop |
GB2409383B (en) * | 2003-12-17 | 2006-06-21 | Wolfson Ltd | Clock synchroniser |
JP3858021B2 (en) * | 2003-12-26 | 2006-12-13 | 松下電器産業株式会社 | Modulator, semiconductor integrated circuit, wired and wireless communication device |
US8045670B2 (en) * | 2007-06-22 | 2011-10-25 | Texas Instruments Incorporated | Interpolative all-digital phase locked loop |
KR100822307B1 (en) * | 2007-09-20 | 2008-04-16 | 주식회사 아나패스 | Data driving circuit and delay locked loop |
US8193866B2 (en) * | 2007-10-16 | 2012-06-05 | Mediatek Inc. | All-digital phase-locked loop |
US8058914B2 (en) * | 2008-07-29 | 2011-11-15 | Fujitsu Limited | Generating multiple clock phases |
US8130016B2 (en) * | 2009-08-27 | 2012-03-06 | Altera Corporation | Techniques for providing reduced duty cycle distortion |
US9059721B2 (en) * | 2011-01-12 | 2015-06-16 | Blackberry Limited | Electronic device including voltage controlled oscillator pulling compensation circuit and related methods |
US8362848B2 (en) * | 2011-04-07 | 2013-01-29 | Qualcomm Incorporated | Supply-regulated VCO architecture |
US8664986B2 (en) * | 2011-07-28 | 2014-03-04 | Intel Corporation | System, method and emulation circuitry useful for adjusting a characteristic of a periodic signal |
US8704570B2 (en) * | 2011-12-20 | 2014-04-22 | Mosys, Inc. | Delay-locked loop with phase adjustment |
TWI481199B (en) * | 2012-02-08 | 2015-04-11 | Novatek Microelectronics Corp | Delay lock loop circuit and delay lock method |
-
2012
- 2012-12-19 US US13/720,981 patent/US8704570B2/en active Active
-
2014
- 2014-03-31 US US14/231,739 patent/US9148154B2/en active Active
- 2014-03-31 US US14/231,730 patent/US20150244381A9/en not_active Abandoned
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150244266A1 (en) * | 2014-02-24 | 2015-08-27 | Sony Corporation | Voltage conversion circuit and electronic circuit |
US9263949B2 (en) * | 2014-02-24 | 2016-02-16 | Sony Corporation | Voltage conversion circuit and electronic circuit |
Also Published As
Publication number | Publication date |
---|---|
US9148154B2 (en) | 2015-09-29 |
US20130154698A1 (en) | 2013-06-20 |
US20140218083A1 (en) | 2014-08-07 |
US20150244381A9 (en) | 2015-08-27 |
US8704570B2 (en) | 2014-04-22 |
US20140210531A1 (en) | 2014-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9148154B2 (en) | Delay-locked loop with independent phase adjustment of delayed clock output pairs | |
US8004328B2 (en) | AC-coupling phase interpolator and delay-locked loop using the same | |
US6768359B2 (en) | Charge-pump phase-locked loop circuit with charge calibration | |
US8718217B2 (en) | Clock and data recovery (CDR) using phase interpolation | |
US20060076993A1 (en) | High speed clock and data recovery system | |
US20070147564A1 (en) | Phase interpolator | |
US7705640B2 (en) | Common-mode feedback method using a current starved replica biasing | |
CN103931103B (en) | The integrated form lock phase and multiplying delay locked loop eliminated with surging | |
US10615803B2 (en) | Compact phase-locked loop with low jitter and reference spurs | |
CN107911114B (en) | Broadband phase-locked loop with constant loop bandwidth | |
WO2015149653A1 (en) | Clock duty ratio adjustment circuit and multi-phase clock generator | |
US7583116B2 (en) | High output resistance, wide swing charge pump | |
Yang | Delay-locked loops-an overview | |
US10812054B2 (en) | Digitally-controlled oscillators having current mirrors and negative-feedback circuits therein that support high power supply rejection ratio (PSRR) and low noise characteristics | |
US7154352B2 (en) | Clock generator and related biasing circuit | |
CN107453748B (en) | Bias impedance circuit, impedance adjusting circuit and related signal generator | |
US8384457B2 (en) | Duty cycle correction | |
US10389368B1 (en) | Dual path phase-locked loop circuit | |
US6211743B1 (en) | Phase-locked loop having temperature-compensated bandwidth control | |
Jasielski et al. | An analog dual delay locked loop using coarse and fine programmable delay elements | |
US9432028B2 (en) | Clock data recovery circuit and a method of operating the same | |
US7027548B1 (en) | Delay settings for a wide-range, high-precision delay-locked loop and a delay locked loop implementation using these settings | |
US20080048741A1 (en) | Adaptive bandwidth phase locked loops with current boosting circuits | |
US20040160265A1 (en) | Mixer system | |
US7436228B1 (en) | Variable-bandwidth loop filter methods and apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOSYS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOTTELLI, ALDO;CHOUDHARY, PRASHANT;BOECKER, CHARLES W;SIGNING DATES FROM 20130213 TO 20130228;REEL/FRAME:036362/0646 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: INGALLS & SNYDER LLC, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:MOSYS, INC.;REEL/FRAME:038081/0262 Effective date: 20160314 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: INGALLS & SNYDER LLC, NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:PERASO INC. F/K/A MOSYS, INC.;REEL/FRAME:061593/0094 Effective date: 20221003 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |