US20150253799A1 - Temperature insensitive transient current source - Google Patents
Temperature insensitive transient current source Download PDFInfo
- Publication number
- US20150253799A1 US20150253799A1 US14/201,590 US201414201590A US2015253799A1 US 20150253799 A1 US20150253799 A1 US 20150253799A1 US 201414201590 A US201414201590 A US 201414201590A US 2015253799 A1 US2015253799 A1 US 2015253799A1
- Authority
- US
- United States
- Prior art keywords
- current
- circuit
- current source
- transistor
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001052 transient effect Effects 0.000 title description 7
- 230000004913 activation Effects 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 7
- 230000003071 parasitic effect Effects 0.000 description 20
- 239000003990 capacitor Substances 0.000 description 16
- 238000010586 diagram Methods 0.000 description 5
- 230000004075 alteration Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 238000007599 discharging Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
Definitions
- This disclosure relates to electronic circuits and, more particularly, to current sources which produce a transient output current that is insensitive to temperature variations.
- a current mirror is a type of current source that copies an input current to an output current.
- the input and output currents can be the same or different, depending on the components of the current minor circuit.
- the current mirror can provide bias currents or can serve as an active load.
- a basic current mirror includes two transistors having their gate terminals connected together.
- a cascode current minor includes a cascode transistor connected in series with each of the current mirror transistors. The steady state output current of a cascode current mirror is relatively insensitive to temperature variations.
- the output current of the cascode current minor is switched on and off.
- the current minor may be used to discharge a capacitor for a determined discharge period.
- the output of the current mirror is connected through a switch to the capacitor to be discharged. The switch is closed for the discharge period, and the constant current of the current mirror causes the capacitor voltage to decrease linearly.
- An example of an application is the discharge of the capacitance of a touch screen display in a mobile device.
- the inventors have discovered that temperature sensitivity of the current source under transient conditions results, at least in part, from parasitic capacitances of the current mirror transistor and the cascode transistor.
- the output current of the current mirror When the output current of the current mirror is turned off, the parasitic capacitances are discharged.
- the output switch is closed and the output current is turned on, a portion of the output current charges the parasitic capacitances during a transient period.
- the output current is greater than the steady state current of the current mirror during the transient period.
- the parasitic capacitances are sensitive to temperature variations, thus causing variations in output current as a function of temperature.
- an auxiliary current is supplied to the output of the current mirror so that the parasitic capacitances are charged before the output switch is turned on. Since the parasitic capacitances are charged before the output switch is turned on, charging of the parasitic capacitances does not affect the output current of the current source.
- a current source comprises a first current path including a first current minor transistor, a first cascode transistor and an input current source coupled in series, a second current path including a second current mirror transistor and a second cascode transistor coupled in series, wherein control terminals of the first and second current minor transistors are connected and wherein control terminals of the first and second cascode transistors are connected, a first circuit coupled to a main terminal of the second cascode transistor and configured to provide a controlled auxiliary current in the second current path, and a second circuit coupled to the main terminal of the second cascode transistor and configured to provide a controlled output current in the second current path when or after the auxiliary current has reached steady state.
- the first circuit comprises a first switch coupled between the main terminal of the second cascode transistor and a voltage.
- the second circuit comprises a second switch coupled between the main terminal of the second cascode transistor and an output.
- the first circuit is activated before the second circuit is activated.
- the second circuit is activated for a fixed discharge period.
- the first circuit is deactivated on or before activation of the second circuit.
- the current source further comprises a controller configured to control activation of the first and second circuits.
- the current source further comprises at least one additional cascode transistor in the first current path and at least one additional cascode transistor in the second current path.
- a current source comprises a first current path including a first current minor transistor and an input current source coupled in series, a second current path including a second current mirror transistor, wherein control terminals of the first and second current minor transistors are connected, a first circuit configured to provide a controlled auxiliary current in the second current path, and a second circuit configured to provide a controlled output current in the second current path when or after the auxiliary current has reached steady state.
- a method for operating a current source that comprises a first current path including a first current minor transistor, a first cascode transistor and an input current source coupled in series, and a second current path including a second current mirror transistor and a second cascode transistor coupled in series, the method comprising providing a controlled auxiliary current in the second current path, and providing a controlled output current in the second current path when or after the auxiliary current has reached steady state.
- FIG. 1 is a schematic diagram of a current minor used to discharge a capacitor
- FIG. 2 is a graph of capacitor voltage as a function of time in the circuit of FIG. 1 ;
- FIG. 3 is a schematic diagram of a current source used to discharge a capacitor, in accordance with embodiments
- FIG. 4 is a graph of waveforms in the circuit of FIG. 3 as a function of time
- FIG. 5 is a schematic diagram of a current source used to discharge a capacitor, in accordance with additional embodiments.
- a current source 10 is configured as a cascode current mirror current source.
- the current source 10 has a first current path 12 and a second current path 14 .
- the first current path includes an input current source 20 , a first cascode transistor 22 and a first current minor transistor 24 connected in series between a supply voltage 26 and ground.
- the input current source 20 supplies an input current Iin.
- the gate and drain terminals of first cascode transistor 22 are connected together, and the gate and drain terminals of first current mirror transistor 24 are connected together.
- the second current path 14 includes a second cascode transistor 30 and a second current minor transistor 32 connected in series between an output and ground.
- the gate terminals of the first cascode transistor 22 and the second cascode transistor 30 are connected together, and the gate terminals of the first current minor transistor 24 and the second current mirror transistor 32 are connected together.
- the drain terminal of second cascode transistor 30 is connected through a switch 40 to a load in the form of a capacitor 42 . If the transistors 22 , 24 , 30 and 32 of the current source have matching characteristics, the input current Iin is copied to an output current Iout.
- the output voltage Vout on capacitor 42 is plotted as a function of time.
- the capacitor 42 is charged to an initial voltage V 1 from a source (not shown).
- the capacitor 42 is discharged for a discharge time T by closing switch 40 .
- the voltage Vout on capacitor 42 decreases linearly due to the constant output current lout of current source 10 .
- a final voltage V 2 is a function of the initial voltage V 1 , the current Iin provided by input current source 20 , the discharge time T and any current that charges parasitic capacitances of the current source.
- the second cascode transistor 30 has a parasitic capacitance 50 and the second current mirror transistor 32 has a parasitic capacitance 52 . While parasitic capacitances 50 and 52 are shown in FIG. 1 as separate elements, it will be understood that the parasitic capacitances are characteristics of the respective transistors rather than separate elements.
- the switch 40 When the switch 40 is open, the output current Tout of the current source 10 is zero and parasitic capacitances 50 and 52 are discharged. During an initial period after switch 40 is closed, the output current Tout is a function of input current Iin and the current required to charge parasitic capacitances 50 and 52 .
- the parasitic capacitances 50 and 52 are sensitive to temperature and, as a result, the output current Tout is sensitive to temperature during the initial period following the closure of switch 40 .
- the current source 10 shown in FIG. 1 has an output current that is sensitive to temperature under transient operating conditions.
- the current source 100 includes a first current path 112 and a second current path 114 .
- the first current path 112 includes an input current source 120 , a first cascode transistor 122 and a first current minor transistor 124 connected in series between a supply voltage 126 and ground.
- the input current source 120 supplies an input current Iin.
- the second current path 114 includes a second cascode transistor 130 and a second current mirror transistor 132 connected in series.
- the drain terminal and the gate terminal of first cascode transistor 122 are connected together, and the drain terminal and the gate terminal of first current mirror transistor 124 are connected together.
- the gates of the cascode transistors 122 and 130 are connected together, and the gates of current minor transistors 124 and 132 are connected together.
- Each of the transistors has a control terminal (gate terminal) and two main terminals (source and drain terminals).
- the current source of FIG. 3 further includes a first circuit 140 coupled to a drain terminal of the second cascode transistor 130 and configured to provide a controllable auxiliary current in the second current path 114 .
- the first circuit 140 comprises a first switch 142 coupled between the drain terminal of second cascode transistor 130 and a reference voltage source Vs.
- voltage source Vs is the same as supply voltage 126 .
- the current source further comprises a second circuit 144 coupled to the drain terminal of the second cascode transistor 130 and configured to provide an output current in the second current path.
- the second circuit 144 comprises a second switch 146 coupled between the drain terminal of second cascode transistor 130 and an output of the current source.
- the first and second switches 142 and 146 may be controllable in response to control signals provided by a controller 150 .
- switches 142 and 146 may comprise transistor switches.
- the current source 100 of FIG. 3 discharges a capacitor 160 connected to the output of the current source. It will be understood that the current source 100 can be used in different applications and is not limited to discharging a capacitor.
- the current source 100 of FIG. 3 has a cascode current mirror configuration.
- the output current lout is equal to the input current Iin for the case where the transistors of the current paths 112 and 114 have matching sizes and characteristics.
- the output current lout can be scaled relative to the input current Iin by appropriate scaling of the cascode transistors 122 and 130 and the current mirror transistors 124 and 132 .
- first switch S 1 is closed during a precharging period To before second switch S 2 is closed.
- first switch S 1 is closed.
- current flows through the second current path 114 and a drain-source voltage Vds is established across second current minor transistor 132 .
- the drain-source voltage Vds of second current minor transistor 132 increases from zero to a steady state value.
- the output current lout also increases due at least in part to charging of the parasitic capacitances of transistors 130 and 132 and then stabilizes at a steady state value.
- the first switch S 1 When the voltage and current of the second current path 114 have stabilized, the first switch S 1 is opened, and the second switch S 2 is closed, so that the output current lout flows from capacitor 160 through the second current path 114 of the current source 100 .
- the drain-source voltage Vds of current minor transistor 132 and the output current lout are constant during the time that second switch S 2 is closed.
- the output current lout during the discharge period T is a function of input current Iin, but is not affected by the parasitic capacitances.
- the temperature sensitivity of the parasitic capacitances of transistors 130 and 132 does not affect operation of the current source.
- the first switch S 1 may be opened when or slightly before the second switch S 2 is closed.
- the time between the opening of switch S 1 and the closing of switch S 2 is short to limit discharge of the parasitic capacitances.
- Switches S 1 and S 2 should not be closed at the same time.
- the switch S 2 is closed for the discharge period T as described above.
- the cycle shown in FIG. 4 and described above can be repeated at intervals, such as, for example, intervals of 2 milliseconds.
- first switch S 1 may be closed for a precharging period To of about 0.4 microsecond. It will be understood that these values are given by way of example only and are not limiting.
- the precharging period To should be sufficient to reach steady state operation, while providing a margin of error for component and temperature variations, but is preferably limited in duration in order to avoid unnecessary power consumption.
- the embodiment of FIG. 3 is a cascode current source with a cascode transistor coupled in series with each current minor transistor.
- the current source may include additional cascode transistors.
- two or more cascode transistors may be connected in series with first current minor transistor 124 and two or more cascode transistors may be connected in series with second current minor transistor 132 .
- the number of cascode transistors in each current path 112 , 114 is equal.
- a current source 200 having a non-cascode current minor configuration is shown in FIG. 5 .
- the current source 200 of FIG. 5 differs from the current source 100 of FIG. 3 in that the cascode transistors 122 and 130 of FIG. 3 are omitted in the current source of FIG. 5 .
- the first current path 112 includes input current source 120 and first current minor transistor 124 connected in series.
- the second current path 114 includes second current mirror transistor 132 , and the first switch 142 and the second switch 146 are connected to the drain terminal of second current mirror transistor 132 .
- the current source 200 of FIG. 5 operates as described above in connection with FIG. 4 .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Amplifiers (AREA)
Abstract
Description
- 1. Technical Field
- This disclosure relates to electronic circuits and, more particularly, to current sources which produce a transient output current that is insensitive to temperature variations.
- 2. Discussion of the Related Art
- A current mirror is a type of current source that copies an input current to an output current. The input and output currents can be the same or different, depending on the components of the current minor circuit. The current mirror can provide bias currents or can serve as an active load. A basic current mirror includes two transistors having their gate terminals connected together. As a variation, a cascode current minor includes a cascode transistor connected in series with each of the current mirror transistors. The steady state output current of a cascode current mirror is relatively insensitive to temperature variations.
- In some applications, the output current of the cascode current minor is switched on and off. For example, the current minor may be used to discharge a capacitor for a determined discharge period. In such applications, the output of the current mirror is connected through a switch to the capacitor to be discharged. The switch is closed for the discharge period, and the constant current of the current mirror causes the capacitor voltage to decrease linearly. An example of an application is the discharge of the capacitance of a touch screen display in a mobile device.
- In certain applications, including but not limited to mobile devices, stable operation of the current source over a range of temperatures is desirable. As noted above, current minors are relatively insensitive to temperature variation in steady state operation. However, when the output current is switched on and off, the operation of the circuit may be sensitive to temperature variations. Accordingly, there is a need for current sources which are relatively insensitive to temperature variations under transient operating conditions.
- The inventors have discovered that temperature sensitivity of the current source under transient conditions results, at least in part, from parasitic capacitances of the current mirror transistor and the cascode transistor. When the output current of the current mirror is turned off, the parasitic capacitances are discharged. When the output switch is closed and the output current is turned on, a portion of the output current charges the parasitic capacitances during a transient period. Thus, the output current is greater than the steady state current of the current mirror during the transient period. The parasitic capacitances are sensitive to temperature variations, thus causing variations in output current as a function of temperature.
- In accordance with embodiments, an auxiliary current is supplied to the output of the current mirror so that the parasitic capacitances are charged before the output switch is turned on. Since the parasitic capacitances are charged before the output switch is turned on, charging of the parasitic capacitances does not affect the output current of the current source.
- According to one embodiment, a current source comprises a first current path including a first current minor transistor, a first cascode transistor and an input current source coupled in series, a second current path including a second current mirror transistor and a second cascode transistor coupled in series, wherein control terminals of the first and second current minor transistors are connected and wherein control terminals of the first and second cascode transistors are connected, a first circuit coupled to a main terminal of the second cascode transistor and configured to provide a controlled auxiliary current in the second current path, and a second circuit coupled to the main terminal of the second cascode transistor and configured to provide a controlled output current in the second current path when or after the auxiliary current has reached steady state.
- In some embodiments, the first circuit comprises a first switch coupled between the main terminal of the second cascode transistor and a voltage.
- In some embodiments, the second circuit comprises a second switch coupled between the main terminal of the second cascode transistor and an output.
- In some embodiments, the first circuit is activated before the second circuit is activated.
- In some embodiments, the second circuit is activated for a fixed discharge period.
- In some embodiments, the first circuit is deactivated on or before activation of the second circuit.
- In some embodiments, the current source further comprises a controller configured to control activation of the first and second circuits.
- In some embodiments, the current source further comprises at least one additional cascode transistor in the first current path and at least one additional cascode transistor in the second current path.
- According to another embodiment, a current source comprises a first current path including a first current minor transistor and an input current source coupled in series, a second current path including a second current mirror transistor, wherein control terminals of the first and second current minor transistors are connected, a first circuit configured to provide a controlled auxiliary current in the second current path, and a second circuit configured to provide a controlled output current in the second current path when or after the auxiliary current has reached steady state.
- According to a further embodiment, a method is provided for operating a current source that comprises a first current path including a first current minor transistor, a first cascode transistor and an input current source coupled in series, and a second current path including a second current mirror transistor and a second cascode transistor coupled in series, the method comprising providing a controlled auxiliary current in the second current path, and providing a controlled output current in the second current path when or after the auxiliary current has reached steady state.
- For a better understanding of the embodiments, reference is made to the accompanying drawings, which are incorporated herein by reference and in which:
-
FIG. 1 is a schematic diagram of a current minor used to discharge a capacitor; -
FIG. 2 is a graph of capacitor voltage as a function of time in the circuit ofFIG. 1 ; -
FIG. 3 is a schematic diagram of a current source used to discharge a capacitor, in accordance with embodiments; -
FIG. 4 is a graph of waveforms in the circuit ofFIG. 3 as a function of time; -
FIG. 5 is a schematic diagram of a current source used to discharge a capacitor, in accordance with additional embodiments. - A schematic diagram of a current source configured to discharge a capacitor is shown in
FIG. 1 . Acurrent source 10 is configured as a cascode current mirror current source. Thecurrent source 10 has a firstcurrent path 12 and a secondcurrent path 14. The first current path includes an inputcurrent source 20, afirst cascode transistor 22 and a first currentminor transistor 24 connected in series between asupply voltage 26 and ground. The inputcurrent source 20 supplies an input current Iin. The gate and drain terminals offirst cascode transistor 22 are connected together, and the gate and drain terminals of firstcurrent mirror transistor 24 are connected together. The secondcurrent path 14 includes asecond cascode transistor 30 and a second currentminor transistor 32 connected in series between an output and ground. The gate terminals of thefirst cascode transistor 22 and thesecond cascode transistor 30 are connected together, and the gate terminals of the first currentminor transistor 24 and the secondcurrent mirror transistor 32 are connected together. The drain terminal ofsecond cascode transistor 30 is connected through aswitch 40 to a load in the form of acapacitor 42. If thetransistors - Operation of the circuit of
FIG. 1 is described with reference toFIG. 2 . InFIG. 2 , the output voltage Vout oncapacitor 42 is plotted as a function of time. Thecapacitor 42 is charged to an initial voltage V1 from a source (not shown). Thecapacitor 42 is discharged for a discharge time T byclosing switch 40. During the discharge time T, the voltage Vout oncapacitor 42 decreases linearly due to the constant output current lout ofcurrent source 10. A final voltage V2 is a function of the initial voltage V1, the current Iin provided by inputcurrent source 20, the discharge time T and any current that charges parasitic capacitances of the current source. - As further shown in
FIG. 1 , thesecond cascode transistor 30 has aparasitic capacitance 50 and the secondcurrent mirror transistor 32 has aparasitic capacitance 52. Whileparasitic capacitances FIG. 1 as separate elements, it will be understood that the parasitic capacitances are characteristics of the respective transistors rather than separate elements. When theswitch 40 is open, the output current Tout of thecurrent source 10 is zero andparasitic capacitances switch 40 is closed, the output current Tout is a function of input current Iin and the current required to chargeparasitic capacitances parasitic capacitances switch 40. Thus, thecurrent source 10 shown inFIG. 1 has an output current that is sensitive to temperature under transient operating conditions. - A
current source 100 in accordance with embodiments is shown inFIG. 3 . Thecurrent source 100 includes a firstcurrent path 112 and a secondcurrent path 114. The firstcurrent path 112 includes an inputcurrent source 120, afirst cascode transistor 122 and a first currentminor transistor 124 connected in series between asupply voltage 126 and ground. The inputcurrent source 120 supplies an input current Iin. The secondcurrent path 114 includes asecond cascode transistor 130 and a secondcurrent mirror transistor 132 connected in series. The drain terminal and the gate terminal offirst cascode transistor 122 are connected together, and the drain terminal and the gate terminal of firstcurrent mirror transistor 124 are connected together. Further, the gates of thecascode transistors minor transistors - The current source of
FIG. 3 further includes afirst circuit 140 coupled to a drain terminal of thesecond cascode transistor 130 and configured to provide a controllable auxiliary current in the secondcurrent path 114. In the embodiment ofFIG. 3 , thefirst circuit 140 comprises afirst switch 142 coupled between the drain terminal ofsecond cascode transistor 130 and a reference voltage source Vs. In some embodiments, voltage source Vs is the same assupply voltage 126. The current source further comprises asecond circuit 144 coupled to the drain terminal of thesecond cascode transistor 130 and configured to provide an output current in the second current path. In the embodiment ofFIG. 3 , thesecond circuit 144 comprises asecond switch 146 coupled between the drain terminal ofsecond cascode transistor 130 and an output of the current source. The first andsecond switches controller 150. For example, switches 142 and 146 may comprise transistor switches. Thecurrent source 100 ofFIG. 3 discharges acapacitor 160 connected to the output of the current source. It will be understood that thecurrent source 100 can be used in different applications and is not limited to discharging a capacitor. - The
current source 100 ofFIG. 3 has a cascode current mirror configuration. In particular, the output current lout is equal to the input current Iin for the case where the transistors of thecurrent paths cascode transistors current mirror transistors - The operation of the
current source 100 ofFIG. 3 is described with reference to the timing diagram ofFIG. 4 . As shown inFIG. 4 , first switch S1 is closed during a precharging period To before second switch S2 is closed. During the precharging period To when first switch S1 is closed, current flows through the secondcurrent path 114 and a drain-source voltage Vds is established across second currentminor transistor 132. The drain-source voltage Vds of second currentminor transistor 132 increases from zero to a steady state value. The output current lout also increases due at least in part to charging of the parasitic capacitances oftransistors - When the voltage and current of the second
current path 114 have stabilized, the first switch S1 is opened, and the second switch S2 is closed, so that the output current lout flows fromcapacitor 160 through the secondcurrent path 114 of thecurrent source 100. As shown inFIG. 4 , the drain-source voltage Vds of currentminor transistor 132 and the output current lout are constant during the time that second switch S2 is closed. Further, since the parasitic capacitances oftransistors transistors - As shown in
FIG. 4 , the first switch S1 may be opened when or slightly before the second switch S2 is closed. Preferably the time between the opening of switch S1 and the closing of switch S2 is short to limit discharge of the parasitic capacitances. Switches S1 and S2 should not be closed at the same time. The switch S2 is closed for the discharge period T as described above. The cycle shown inFIG. 4 and described above can be repeated at intervals, such as, for example, intervals of 2 milliseconds. In some embodiments, first switch S1 may be closed for a precharging period To of about 0.4 microsecond. It will be understood that these values are given by way of example only and are not limiting. The precharging period To should be sufficient to reach steady state operation, while providing a margin of error for component and temperature variations, but is preferably limited in duration in order to avoid unnecessary power consumption. - The embodiment of
FIG. 3 is a cascode current source with a cascode transistor coupled in series with each current minor transistor. In further embodiments, the current source may include additional cascode transistors. For example, with reference toFIG. 3 , two or more cascode transistors may be connected in series with first currentminor transistor 124 and two or more cascode transistors may be connected in series with second currentminor transistor 132. In each case, the number of cascode transistors in eachcurrent path - A
current source 200 having a non-cascode current minor configuration is shown inFIG. 5 . Like elements inFIGS. 3 and 5 have the same reference numerals, and their descriptions will not be repeated. Thecurrent source 200 ofFIG. 5 differs from thecurrent source 100 ofFIG. 3 in that thecascode transistors FIG. 3 are omitted in the current source ofFIG. 5 . Thus, the firstcurrent path 112 includes inputcurrent source 120 and first currentminor transistor 124 connected in series. The secondcurrent path 114 includes secondcurrent mirror transistor 132, and thefirst switch 142 and thesecond switch 146 are connected to the drain terminal of secondcurrent mirror transistor 132. Thecurrent source 200 ofFIG. 5 operates as described above in connection withFIG. 4 . - Having thus described at least one illustrative embodiment of the invention, various alterations, modifications and improvements will readily occur to those skilled in the art. Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention.
- Accordingly, the foregoing description is by way of example only and is not intended to be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/201,590 US9523994B2 (en) | 2014-03-07 | 2014-03-07 | Temperature insensitive transient current source |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/201,590 US9523994B2 (en) | 2014-03-07 | 2014-03-07 | Temperature insensitive transient current source |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150253799A1 true US20150253799A1 (en) | 2015-09-10 |
US9523994B2 US9523994B2 (en) | 2016-12-20 |
Family
ID=54017305
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/201,590 Active 2034-09-09 US9523994B2 (en) | 2014-03-07 | 2014-03-07 | Temperature insensitive transient current source |
Country Status (1)
Country | Link |
---|---|
US (1) | US9523994B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106933295A (en) * | 2015-12-31 | 2017-07-07 | 北京同方微电子有限公司 | A kind of fast current mirror circuit |
US9864395B1 (en) | 2016-12-02 | 2018-01-09 | Stmicroelectronics Asia Pacific Pte Ltd | Base current compensation for a BJT current mirror |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10186942B2 (en) * | 2015-01-14 | 2019-01-22 | Dialog Semiconductor (Uk) Limited | Methods and apparatus for discharging a node of an electrical circuit |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5767708A (en) * | 1995-07-05 | 1998-06-16 | U.S. Philips Corporation | Current integrator circuit with conversion of an input current into a capacitive charging current |
US6900672B2 (en) * | 2003-03-28 | 2005-05-31 | Stmicroelectronics, Inc. | Driver circuit having a slew rate control system with improved linear ramp generator including ground |
US20120231729A1 (en) * | 2007-02-27 | 2012-09-13 | Qualcomm Incorporated | Sps receiver with adjustable linearity |
US8400849B1 (en) * | 2011-10-18 | 2013-03-19 | Texas Instruments Deutschland Gmbh | Electronic device for monitoring a supply voltage |
-
2014
- 2014-03-07 US US14/201,590 patent/US9523994B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5767708A (en) * | 1995-07-05 | 1998-06-16 | U.S. Philips Corporation | Current integrator circuit with conversion of an input current into a capacitive charging current |
US6900672B2 (en) * | 2003-03-28 | 2005-05-31 | Stmicroelectronics, Inc. | Driver circuit having a slew rate control system with improved linear ramp generator including ground |
US20120231729A1 (en) * | 2007-02-27 | 2012-09-13 | Qualcomm Incorporated | Sps receiver with adjustable linearity |
US8400849B1 (en) * | 2011-10-18 | 2013-03-19 | Texas Instruments Deutschland Gmbh | Electronic device for monitoring a supply voltage |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106933295A (en) * | 2015-12-31 | 2017-07-07 | 北京同方微电子有限公司 | A kind of fast current mirror circuit |
US9864395B1 (en) | 2016-12-02 | 2018-01-09 | Stmicroelectronics Asia Pacific Pte Ltd | Base current compensation for a BJT current mirror |
CN108153371A (en) * | 2016-12-02 | 2018-06-12 | 意法设计与应用股份有限公司 | To the base current compensation of BJT current mirrors |
CN108153371B (en) * | 2016-12-02 | 2021-05-11 | 意法设计与应用股份有限公司 | Base current compensation for BJT current mirror |
Also Published As
Publication number | Publication date |
---|---|
US9523994B2 (en) | 2016-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9081038B2 (en) | Voltage monitor | |
US8941437B2 (en) | Bias circuit | |
US8373501B2 (en) | Reference voltage circuit | |
KR20150075034A (en) | Switching regulator and electronic apparatus | |
US10108209B2 (en) | Semiconductor integrated circuit with a regulator circuit provided between an input terminal and an output terminal thereof | |
US9459639B2 (en) | Power supply circuit with control unit | |
US20210405674A1 (en) | Low dropout regulator circuit | |
US10666137B2 (en) | Method and circuitry for sensing and controlling a current | |
US9523994B2 (en) | Temperature insensitive transient current source | |
CN113691108A (en) | Drive circuit of low-side NMOS | |
TW201339788A (en) | Voltage regulator | |
US9013938B1 (en) | Systems and methods for discharging load capacitance circuits | |
US9921598B1 (en) | Analog boost circuit for fast recovery of mirrored current | |
US9059703B2 (en) | Switch circuit | |
US20160026200A1 (en) | Power supply circuit | |
US9933798B2 (en) | Voltage regulator | |
US8129965B2 (en) | Quick-start low dropout regulator | |
US10855176B1 (en) | Negative voltage generation circuit without low-dropout regulator | |
US10826466B1 (en) | Digital output buffer circuits with reduced input/output delay | |
US10691151B2 (en) | Devices and methods for dynamic overvoltage protection in regulators | |
US9467131B2 (en) | Delay circuit | |
US20140111182A1 (en) | Reference voltage generation circuit | |
US9748933B2 (en) | Multi-step slew rate control circuits | |
JP4594064B2 (en) | Surge current suppression circuit and DC power supply device | |
JP2006245817A (en) | Power amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS ASIA PACIFIC PTE. LTD., SINGAPO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEONG, CHEE WENG;TAN, KIEN BENG;GUO, DIANBO;REEL/FRAME:032958/0032 Effective date: 20140227 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: STMICROELECTRONICS INTERNATIONAL N.V., SWITZERLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS ASIA PACIFIC PTE LTD;REEL/FRAME:061608/0657 Effective date: 20221026 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |