US20150249098A1 - Array substrate and method for manufacturing the same, display apparatus - Google Patents
Array substrate and method for manufacturing the same, display apparatus Download PDFInfo
- Publication number
- US20150249098A1 US20150249098A1 US14/444,137 US201414444137A US2015249098A1 US 20150249098 A1 US20150249098 A1 US 20150249098A1 US 201414444137 A US201414444137 A US 201414444137A US 2015249098 A1 US2015249098 A1 US 2015249098A1
- Authority
- US
- United States
- Prior art keywords
- signal line
- common electrode
- electrode signal
- common
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133345—Insulating layers
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/13439—Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/13629—Multilayer wirings
-
- G02F2001/13629—
-
- G02F2001/136295—
Definitions
- the present invention relates to a display technology field, more particularly, relates to an array substrate, a method for manufacturing the array substrate, and a display apparatus comprising the array substrate.
- common electrodes Vcom arranged in a direction parallel to a data signal line, that is, in a direction perpendicular to a gate signal line are made mostly of indium tin oxide (ITO) as conductive medium, and a bridge line for connecting adjacent common electrodes is also made of indium tin oxide.
- ITO indium tin oxide
- manufacturing the FFS mode of liquid crystal display panel mainly comprises a step of: forming a transparent conductive layer of ITO on a glass substrate, and etching the transparent conductive layer of ITO to form the common electrodes 10 . As shown in FIG.
- the data signal line 11 extends in a direction perpendicular to the gate signal line 12
- the common electrodes 10 arranged in the direction perpendicular to the gate signal line 12 that is, in the direction parallel to the data signal line 11 , are made mostly of indium tin oxide as conductive medium. Thereby, the common electrodes 10 have high resistance.
- a common electrode signal line 13 for providing signals to the common electrode 10 extends in a direction parallel to the gate signal line 12 .
- the common electrode signal line 13 is electrically connected to the common electrode 10 by a bridge line 14 crossing over the gate signal line 12 .
- one end of the bridge line 14 is electrically connected to the common electrode 10 through a via 15 located above the common electrode 10
- the other end of the bridge line 14 is electrically connected to the common electrode signal line 13 through a via 16 located above the common electrode signal line 13 .
- the bridge line 14 is made of ITO and in the same layer as a pixel electrode of the FFS mode of liquid crystal display panel.
- a thin film transistor 17 is formed in the prior art.
- the bridge line is made of ITO, the bridge line has high resistance.
- the common electrode 10 , the common electrode signal line 13 and the bridge line 14 are made in different layers from each other, but the common electrode signal line 13 and the gate signal line 12 both are made in the same layer.
- the common electrode of the FFS mode of liquid crystal display panel has high resistance and poor resistance uniformity in the direction perpendicular to the gate signal line.
- voltage cannot be uniformly distributed on the common electrode, and it likely leads to various defects, for example, residual image, occurring in the liquid crystal display panel.
- the present invention has been made to overcome or alleviate at least one aspect of the above mentioned disadvantages.
- an array substrate a method for manufacturing the array substrate, and a display apparatus comprising the array substrate, in which a common electrode of the array substrate has reduced resistance and improved resistance uniformity in a direction perpendicular to a gate signal line, thereby improving the image display quality of the display apparatus.
- an array substrate comprising:
- each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line;
- first common electrode signal line and the second common electrode signal line both are made of metal
- first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other;
- a display apparatus comprising the above array substrate.
- a method for manufacturing an array substrate comprising steps of:
- each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line;
- first common electrode signal line and the second common electrode signal line both are made of metal
- first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other;
- FIG. 1 is an illustrative structure view of an arrangement of common electrodes of an array substrate in the prior art
- FIG. 2 is an illustrative plan structure view of an array substrate according to an exemplary embodiment of the present invention
- FIG. 3 is an illustrative flow chart of manufacturing an array substrate according to an exemplary embodiment of the present invention.
- FIGS. 4-8 show plan structure views at different stages of manufacturing an array substrate according to an exemplary embodiment of the present invention.
- FIG. 9 is an illustrative cross section view of the array substrate of FIG. 8 taken in a line AB.
- an array substrate comprising: a substrate; a plurality of common electrodes formed on the substrate; a plurality of gate signal lines formed above the common electrodes; and a plurality of common electrode signal line units corresponding to the plurality of common electrodes, respectively, and formed on the corresponding common electrodes, respectively.
- Each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line.
- the first common electrode signal line and the second common electrode signal line both are made of metal.
- the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other. Two adjacent common electrode signal line units are electrically connected by a bridge line.
- FIG. 2 is an illustrative plan structure view of an array substrate according to an exemplary embodiment of the present invention.
- the array substrate mainly comprises a substrate, a plurality of common electrodes 40 , a plurality of thin film transistors 60 , a plurality of gate signal lines 50 and a plurality of common electrode signal line units 51 .
- the thin film transistor 60 is composed of a gate electrode, a gate insulation layer, a semiconductor active layer, a source electrode and a drain electrode.
- the plurality of common electrodes 50 are formed on the substrate, the plurality of gate signal lines 50 are formed above the common electrodes 40 , and the plurality of common electrode signal line units 51 are formed on the common electrodes 40 .
- the plurality of common electrode signal line units 51 correspond to the plurality of common electrodes 40 , respectively, and are formed on the corresponding common electrodes 40 , respectively.
- Each of the common electrode signal line units 51 comprises a first common electrode signal line 51 a perpendicular to the gate signal line 50 and a second common electrode signal line 51 b parallel to the gate signal line 50 .
- the first common electrode signal line 51 a and the second common electrode signal line 51 b both are made of metal.
- the first common electrode signal line 51 a and the second common electrode signal line 51 b of each of the common electrode signal line units 51 cross with each other and are electrically connected to each other.
- an end portion of the first common electrode signal line 51 a crosses the second common electrode signal line 51 b and is electrically connected to the second common electrode signal line 51 b.
- two adjacent common electrode signal line units 51 are electrically connected by a bridge line 62 .
- the plurality of common electrodes 40 and the plurality of corresponding common electrode signal line units 51 are arranged in a matrix with multiple rows and multiple columns. Please be noted that only one column of common electrodes 40 and corresponding common electrode signal line units 51 are shown in FIG. 2 .
- the array substrate may further comprise data signal lines 61 formed above the gate signal lines 50 and the common electrode signal lines 51 a, 51 b , an insulation layer formed above the data signal lines 61 , and pixel electrodes formed above the insulation layer.
- the common electrode signal line unit corresponding to each of the common electrodes comprises the first common electrode signal line perpendicular to the gate signal line and the second common electrode signal line parallel to the gate signal line, the first common electrode signal line and the second common electrode signal line both are made of metal, the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other, and two adjacent common electrode signal line units are electrically connected by the bridge line.
- the bridge line is made of metal and formed in the same layer as the data signal line, the source electrode and the drain electrode.
- the bridge line formed in the same layer as the data signal line is made of metal in the array substrate according to the above embodiment of the present invention, it also can reduce the resistance of the common electrode in the direction perpendicular to the gate signal line, further increasing the resistance uniformity of the array substrate, and further improving image display quality of the display apparatus comprising the array substrate.
- the bridge line, the data signal line, the source electrode and the drain electrode are all made in the same layer, simplifying the manufacture of the array substrate in practice, and saving the cost.
- two adjacent first common electrode signal lines 51 a are electrically connected by the bridge line 62 through a first via 71 , a second via 72 , a third via 73 and a fourth via 74 .
- two adjacent common electrode signal lines arranged in the direction perpendicular to the gate signal line can be easily and simply electrically connected to each other by the bridge line 62 through the first via 71 , the second via 72 , the third via 73 and the fourth via 74 .
- the first common electrode signal line 51 a, the second common electrode signal line 51 b, the gate electrode and the gate signal line 50 are made in the same layer.
- the array substrate can be easily and simply manufactured in practice, and the cost of the array substrate can be saved.
- the common electrode is made of indium tin oxide, because the common electrode of ITO can be easily and simply made in practice.
- the pixel electrode is made of indium tin oxide, because the pixel electrode of ITO can be easily and simply made in practice.
- FIG. 3 is an illustrative flow chart of manufacturing an array substrate according to an exemplary embodiment of the present invention.
- a method for manufacturing an array substrate may comprise steps of:
- each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line;
- first common electrode signal line and the second common electrode signal line both are made of metal
- first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other;
- FIGS. 4-8 show plan structure views at different stages of manufacturing an array substrate according to an exemplary embodiment of the present invention.
- the common electrode signal lines 51 comprise first common electrode signal lines 51 a extending in a direction perpendicular to the gate signal line 50 and second common electrode signal lines 51 b extending in a direction parallel to the gate signal line 50 , and the first and second common electrode signal lines 51 a, 51 b cross with each other and are arranged in a matrix.
- a corresponding common electrode 40 is disposed within each cell of the matrix defined by the common electrode signal lines.
- the first common electrode signal line 51 a extending in the direction perpendicular to the gate signal line 50 crosses over the gate signal line 50 through a bridge line formed later, meanwhile, the metal layer on the substrate is etched to form gate electrodes (not shown) of thin film transistors in the embodiment of the present invention.
- the gate electrode of the thin film transistor, the gate signal line 50 and the common electrode signal line 51 are made in the same layer.
- the metal layer may be formed on the substrate in a conventional way, for example, the metal layer may be a single metal layer or a composite metal layer.
- the thin film transistors 60 and data signal lines 61 may be formed in a conventional way, and the descriptions of them are omitted.
- the deposited metal layer is also etched to form bridge lines 62 .
- the common electrode signal line 51 crosses over the gate signal line 50 through the bridge line 62 .
- the bridge line 62 , the source and drain electrodes of the thin film transistor 60 , and the data signal line 61 are all made in the same layer.
- the bridge line 62 may be positioned at different locations in different designs according to various processing requirements, and the present invention is not limited to the illustrated embodiment.
- first via 71 is located above the first common electrode signal line 51 a extending in a direction perpendicular to the gate signal line 50 , and passes through the insulation layer and the data signal line 61 .
- the second via 72 is located above the second common electrode signal line 51 b extending in a direction parallel to the gate signal line 50 , and passes through the insulation layer and the data signal line 61 .
- the third via 73 and the fourth via 74 are located above the bridge line 62 , and passes through the insulation layer.
- One of pixel electrodes is formed between and inside the first and third vias 71 and 73 to electrically connect the first common electrode signal line 51 a , extending in the direction perpendicular to the gate signal line 50 , of one of the common electrodes in one column to the bridge line 62 .
- Another of the pixel electrodes is formed between and inside the second and fourth vias 72 and 74 to electrically connect the first common electrode signal line 51 of another of the common electrodes in said one column, adjacent to said one of the common electrodes in said one column, to the bridge line 62 .
- the fifth via 75 is located above the drain electrode of the thin film transistor 60 and passes through the insulation layer and the data line 61 .
- the pixel electrode will be deposited later as shown FIG. 8 , is electrically connected to the drain electrode of the thin film transistor through the fifth via 75 .
- the pixel electrode may be made of ITO.
- the pixel electrode is formed with an opening 83 .
- the bridge line 62 can be electrically connected to adjacent common electrode signal lines 51 extending in the direction perpendicular to the gate signal line 50 .
- the bridge line 62 , the source and drain electrodes of the thin film transistor, and the data signal line 61 are all made in the same layer.
- the bridge line is made of metal having low resistance.
- the bridge line 62 made of metal in the embodiment of the present invention can reduce the resistance of the common electrode in the direction perpendicular to the gate signal line 50 , and improve the resistance uniformity of the common electrode.
- FIG. 9 is an illustrative cross section view of the array substrate of FIG. 8 taken in a line AB.
- the array substrate made by the method of an embodiment of the present invention comprises: the substrate 90 , the common electrodes 40 on the substrate 90 , the common electrode signal lines 51 on the common electrodes 40 , the gate insulation layer 91 on the common electrode signal lines 51 , a semiconductor active layer 92 on the gate insulation layer 91 , the data signal lines 61 on the semiconductor active layer 92 , the insulation layer 93 on the data signal lines 61 , and the pixel electrodes 80 on the insulation layer 93 .
- the gate signal lines and the common electrode signal line units are formed on the substrate, and each of the common electrode signal line units corresponding to each of the common electrodes comprises the first common electrode signal line perpendicular to the gate signal line and the second common electrode signal line parallel to the gate signal line, the first common electrode signal line and the second common electrode signal line both are made of metal, the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other, and two adjacent common electrode signal line units are electrically connected by the bridge line.
- a display apparatus comprising the array substrate according to any one of the above embodiments.
- the display apparatus may be a FFS mode of liquid crystal display panel. In this way, as described above, the image display quality of the display apparatus can be greatly improved in the embodiments of the present invention.
Abstract
Description
- This application claims the benefit of Chinese Patent Application No. 201410073497.X filed on Feb. 28, 2014 in the State Intellectual Property Office of China, the whole disclosure of which is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a display technology field, more particularly, relates to an array substrate, a method for manufacturing the array substrate, and a display apparatus comprising the array substrate.
- 2. Description of the Related Art
- So far, in a fringe field switching (FFS) mode of liquid crystal display panel, common electrodes Vcom arranged in a direction parallel to a data signal line, that is, in a direction perpendicular to a gate signal line, are made mostly of indium tin oxide (ITO) as conductive medium, and a bridge line for connecting adjacent common electrodes is also made of indium tin oxide. For example, as shown in
FIG. 1 , in the prior art, manufacturing the FFS mode of liquid crystal display panel mainly comprises a step of: forming a transparent conductive layer of ITO on a glass substrate, and etching the transparent conductive layer of ITO to form thecommon electrodes 10. As shown inFIG. 1 , thedata signal line 11 extends in a direction perpendicular to thegate signal line 12, and thecommon electrodes 10 arranged in the direction perpendicular to thegate signal line 12, that is, in the direction parallel to thedata signal line 11, are made mostly of indium tin oxide as conductive medium. Thereby, thecommon electrodes 10 have high resistance. - Also, a common
electrode signal line 13 for providing signals to thecommon electrode 10 extends in a direction parallel to thegate signal line 12. The commonelectrode signal line 13 is electrically connected to thecommon electrode 10 by abridge line 14 crossing over thegate signal line 12. As shown inFIG. 1 , one end of thebridge line 14 is electrically connected to thecommon electrode 10 through avia 15 located above thecommon electrode 10, and the other end of thebridge line 14 is electrically connected to the commonelectrode signal line 13 through avia 16 located above the commonelectrode signal line 13. Thebridge line 14 is made of ITO and in the same layer as a pixel electrode of the FFS mode of liquid crystal display panel. As shown inFIG. 1 , athin film transistor 17 is formed in the prior art. Similarly, since the bridge line is made of ITO, the bridge line has high resistance. As shown inFIG. 1 , thecommon electrode 10, the commonelectrode signal line 13 and thebridge line 14 are made in different layers from each other, but the commonelectrode signal line 13 and thegate signal line 12 both are made in the same layer. - In sum, in the prior art, the common electrode of the FFS mode of liquid crystal display panel has high resistance and poor resistance uniformity in the direction perpendicular to the gate signal line. As a result, voltage cannot be uniformly distributed on the common electrode, and it likely leads to various defects, for example, residual image, occurring in the liquid crystal display panel.
- The present invention has been made to overcome or alleviate at least one aspect of the above mentioned disadvantages.
- According to an object of the present invention, there is provided an array substrate, a method for manufacturing the array substrate, and a display apparatus comprising the array substrate, in which a common electrode of the array substrate has reduced resistance and improved resistance uniformity in a direction perpendicular to a gate signal line, thereby improving the image display quality of the display apparatus.
- According to an aspect of the present invention, there is provided an array substrate, comprising:
- a substrate;
- a plurality of common electrodes formed on the substrate;
- a plurality of gate signal lines formed above the common electrodes; and
- a plurality of common electrode signal line units corresponding to the plurality of common electrodes, respectively, and formed on the corresponding common electrodes, respectively,
- wherein each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line;
- wherein the first common electrode signal line and the second common electrode signal line both are made of metal;
- wherein the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other; and
- wherein two adjacent common electrode signal line units are electrically connected by a bridge line.
- According to another aspect of the present invention, there is provided a display apparatus comprising the above array substrate.
- According to another aspect of the present invention, there is provided a method for manufacturing an array substrate, comprising steps of:
- forming a plurality of common electrodes on a substrate;
- forming a plurality of gate signal lines and a plurality of common electrode signal line units corresponding to the plurality of common electrodes, respectively, on the substrate;
- forming a plurality of data lines and a plurality of bridge lines on the substrate; and
- sequentially forming an insulation layer and a plurality of pixel electrodes on the substrate,
- wherein each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line;
- wherein the first common electrode signal line and the second common electrode signal line both are made of metal;
- wherein the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other; and
- wherein two adjacent common electrode signal line units are electrically connected by the bridge line.
- The above and other features of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the accompanying drawings, in which:
-
FIG. 1 is an illustrative structure view of an arrangement of common electrodes of an array substrate in the prior art; -
FIG. 2 is an illustrative plan structure view of an array substrate according to an exemplary embodiment of the present invention; -
FIG. 3 is an illustrative flow chart of manufacturing an array substrate according to an exemplary embodiment of the present invention; -
FIGS. 4-8 show plan structure views at different stages of manufacturing an array substrate according to an exemplary embodiment of the present invention; and -
FIG. 9 is an illustrative cross section view of the array substrate ofFIG. 8 taken in a line AB. - Exemplary embodiments of the present disclosure will be described hereinafter in detail with reference to the attached drawings, wherein the like reference numerals refer to the like elements. The present disclosure may, however, be embodied in many different forms and should not be construed as being limited to the embodiment set forth herein; rather, these embodiments are provided so that the present disclosure will be thorough and complete, and will fully convey the concept of the disclosure to those skilled in the art.
- In the following detailed description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the disclosed embodiments. It will be apparent, however, that one or more embodiments may be practiced without these specific details. In other instances, well-known structures and devices are schematically shown in order to simplify the drawing.
- According to a general concept of the present invention, there is provided an array substrate, comprising: a substrate; a plurality of common electrodes formed on the substrate; a plurality of gate signal lines formed above the common electrodes; and a plurality of common electrode signal line units corresponding to the plurality of common electrodes, respectively, and formed on the corresponding common electrodes, respectively. Each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line. The first common electrode signal line and the second common electrode signal line both are made of metal. The first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other. Two adjacent common electrode signal line units are electrically connected by a bridge line.
-
FIG. 2 is an illustrative plan structure view of an array substrate according to an exemplary embodiment of the present invention. - As shown in
FIG. 2 , in an exemplary embodiment of the present invention, the array substrate mainly comprises a substrate, a plurality ofcommon electrodes 40, a plurality ofthin film transistors 60, a plurality ofgate signal lines 50 and a plurality of common electrodesignal line units 51. In the illustrated embodiment, thethin film transistor 60 is composed of a gate electrode, a gate insulation layer, a semiconductor active layer, a source electrode and a drain electrode. The plurality ofcommon electrodes 50 are formed on the substrate, the plurality ofgate signal lines 50 are formed above thecommon electrodes 40, and the plurality of common electrodesignal line units 51 are formed on thecommon electrodes 40. - Referring to
FIG. 2 , in an exemplary embodiment, the plurality of common electrodesignal line units 51 correspond to the plurality ofcommon electrodes 40, respectively, and are formed on the correspondingcommon electrodes 40, respectively. Each of the common electrodesignal line units 51 comprises a first commonelectrode signal line 51 a perpendicular to thegate signal line 50 and a second commonelectrode signal line 51 b parallel to thegate signal line 50. The first commonelectrode signal line 51 a and the second commonelectrode signal line 51 b both are made of metal. - As shown in
FIG. 2 , in the illustrated embodiment, the first commonelectrode signal line 51 a and the second commonelectrode signal line 51 b of each of the common electrodesignal line units 51 cross with each other and are electrically connected to each other. In an exemplary embodiment of the present invention, an end portion of the first commonelectrode signal line 51 a crosses the second commonelectrode signal line 51 b and is electrically connected to the second commonelectrode signal line 51 b. - Please refer to
FIG. 2 , in the illustrated embodiment, two adjacent common electrodesignal line units 51 are electrically connected by abridge line 62. - In the embodiment shown in
FIG. 2 , the plurality ofcommon electrodes 40 and the plurality of corresponding common electrodesignal line units 51 are arranged in a matrix with multiple rows and multiple columns. Please be noted that only one column ofcommon electrodes 40 and corresponding common electrodesignal line units 51 are shown inFIG. 2 . - Also, as shown in
FIG. 2 , the array substrate may further comprise data signallines 61 formed above thegate signal lines 50 and the commonelectrode signal lines lines 61, and pixel electrodes formed above the insulation layer. - In the array substrate according to the above embodiments of the present invention, the common electrode signal line unit corresponding to each of the common electrodes comprises the first common electrode signal line perpendicular to the gate signal line and the second common electrode signal line parallel to the gate signal line, the first common electrode signal line and the second common electrode signal line both are made of metal, the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other, and two adjacent common electrode signal line units are electrically connected by the bridge line. Thereby, it can reduce the resistance of the common electrode in the direction perpendicular to the gate signal line, and in turn decrease voltage distribution gradient in the direction perpendicular to the gate signal line, increasing the resistance uniformity of the array substrate, and improving image display quality of a display apparatus comprising the array substrate.
- As shown in
FIG. 2 , in an exemplary embodiment of the present invention, the bridge line is made of metal and formed in the same layer as the data signal line, the source electrode and the drain electrode. - In this way, as shown in
FIG. 2 , since the bridge line formed in the same layer as the data signal line is made of metal in the array substrate according to the above embodiment of the present invention, it also can reduce the resistance of the common electrode in the direction perpendicular to the gate signal line, further increasing the resistance uniformity of the array substrate, and further improving image display quality of the display apparatus comprising the array substrate. - Also, the bridge line, the data signal line, the source electrode and the drain electrode are all made in the same layer, simplifying the manufacture of the array substrate in practice, and saving the cost.
- In an exemplary embodiment of the present invention, as shown in
FIG. 2 , two adjacent first commonelectrode signal lines 51 a are electrically connected by thebridge line 62 through a first via 71, a second via 72, a third via 73 and a fourth via 74. - In this way, in practice, two adjacent common electrode signal lines arranged in the direction perpendicular to the gate signal line can be easily and simply electrically connected to each other by the
bridge line 62 through the first via 71, the second via 72, the third via 73 and the fourth via 74. - In an exemplary embodiment of the present invention, as shown in
FIG. 2 , the first commonelectrode signal line 51 a, the second commonelectrode signal line 51 b, the gate electrode and thegate signal line 50 are made in the same layer. - In this way, since the common
electrode signal line gate signal line 50 are made in the same layer, the array substrate can be easily and simply manufactured in practice, and the cost of the array substrate can be saved. - In an exemplary embodiment of the present invention, the common electrode is made of indium tin oxide, because the common electrode of ITO can be easily and simply made in practice.
- In an exemplary embodiment of the present invention, the pixel electrode is made of indium tin oxide, because the pixel electrode of ITO can be easily and simply made in practice.
-
FIG. 3 is an illustrative flow chart of manufacturing an array substrate according to an exemplary embodiment of the present invention. - As shown in
FIG. 3 , according to an exemplary embodiment of the present invention, there is also provided a method for manufacturing an array substrate, the method may comprise steps of: - S301: forming a plurality of common electrodes on a substrate;
- S302: forming a plurality of gate signal lines and a plurality of common electrode signal line units corresponding to the plurality of common electrodes, respectively, on the substrate;
- S303: forming a plurality of data lines and a plurality of bridge lines on the substrate; and
- S304: sequentially forming an insulation layer and a plurality of pixel electrodes on the substrate,
- wherein each of the common electrode signal line units comprises a first common electrode signal line perpendicular to the gate signal line and a second common electrode signal line parallel to the gate signal line;
- wherein the first common electrode signal line and the second common electrode signal line both are made of metal;
- wherein the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other; and
- wherein two adjacent common electrode signal line units are electrically connected by a bridge line.
-
FIGS. 4-8 show plan structure views at different stages of manufacturing an array substrate according to an exemplary embodiment of the present invention. - Hereafter, it will describe in detail a method of manufacturing an array substrate according to an exemplary embodiment of the present invention with reference to
FIGS. 4-8 . - Firstly, as shown in
FIG. 4 , forming a first ITO layer on a substrate and etching the first ITO layer to formcommon electrodes 40, wherein the substrate may be a glass substrate in an exemplary embodiment. - Secondly, as shown in
FIG. 5 , forming a metal layer on the substrate and etching the metal layer to formgate signal lines 50 and commonelectrode signal lines 51, wherein the commonelectrode signal lines 51 comprise first commonelectrode signal lines 51 a extending in a direction perpendicular to thegate signal line 50 and second commonelectrode signal lines 51 b extending in a direction parallel to thegate signal line 50, and the first and second commonelectrode signal lines common electrode 40 is disposed. The first commonelectrode signal line 51 a extending in the direction perpendicular to thegate signal line 50 crosses over thegate signal line 50 through a bridge line formed later, meanwhile, the metal layer on the substrate is etched to form gate electrodes (not shown) of thin film transistors in the embodiment of the present invention. The gate electrode of the thin film transistor, thegate signal line 50 and the commonelectrode signal line 51 are made in the same layer. Herein, the metal layer may be formed on the substrate in a conventional way, for example, the metal layer may be a single metal layer or a composite metal layer. - Thirdly, as shown in
FIG. 6 , depositing a gate insulation layer, a semiconductor active layer, a metal layer on the substrate and etching these layers to form thethin film transistors 60 and data signal lines 61. Herein, thethin film transistors 60 and data signallines 61 may be formed in a conventional way, and the descriptions of them are omitted. Meanwhile, in the embodiment of the present invention, different from the prior art, the deposited metal layer is also etched to form bridge lines 62. The commonelectrode signal line 51 crosses over thegate signal line 50 through thebridge line 62. Thebridge line 62, the source and drain electrodes of thethin film transistor 60, and the data signalline 61 are all made in the same layer. Thebridge line 62 may be positioned at different locations in different designs according to various processing requirements, and the present invention is not limited to the illustrated embodiment. - Fourthly, as shown in
FIG. 7 , depositing an insulation layer (not shown) on the substrate and forming a first via 71, a second via 72, a third via 73, a fourth via 74 and a fifth via 75 in the insulation layer by etching. The first via 71 is located above the first commonelectrode signal line 51 a extending in a direction perpendicular to thegate signal line 50, and passes through the insulation layer and the data signalline 61. The second via 72 is located above the second commonelectrode signal line 51 b extending in a direction parallel to thegate signal line 50, and passes through the insulation layer and the data signalline 61. The third via 73 and the fourth via 74 are located above thebridge line 62, and passes through the insulation layer. One of pixel electrodes is formed between and inside the first andthird vias electrode signal line 51 a, extending in the direction perpendicular to thegate signal line 50, of one of the common electrodes in one column to thebridge line 62. Another of the pixel electrodes is formed between and inside the second andfourth vias electrode signal line 51 of another of the common electrodes in said one column, adjacent to said one of the common electrodes in said one column, to thebridge line 62. The fifth via 75 is located above the drain electrode of thethin film transistor 60 and passes through the insulation layer and thedata line 61. The pixel electrode, will be deposited later as shownFIG. 8 , is electrically connected to the drain electrode of the thin film transistor through the fifth via 75. In an exemplary embodiment, the pixel electrode may be made of ITO. - Finally, as shown in
FIG. 8 , depositing a second ITO layer on the substrate ofFIG. 7 and etching the second ITO layer to form the onepixel electrode 81 located between and inside the first andthird vias electrode signal line 51 a, extending in the direction perpendicular to thegate signal line 50, of one of the common electrodes in one column to thebridge line 62 and the anotherpixel electrode 82 located between and inside the second andfourth vias electrode signal line 51 of another of thecommon electrodes 40 in said one column, adjacent to said one of the common electrodes in said one column, to thebridge line 62. As shown inFIG. 8 , in an exemplary embodiment, the pixel electrode is formed with anopening 83. In this way, thebridge line 62 can be electrically connected to adjacent commonelectrode signal lines 51 extending in the direction perpendicular to thegate signal line 50. Thebridge line 62, the source and drain electrodes of the thin film transistor, and the data signalline 61 are all made in the same layer. The bridge line is made of metal having low resistance. Thereby, compared with the bridge line made of ITO in the prior art, thebridge line 62 made of metal in the embodiment of the present invention can reduce the resistance of the common electrode in the direction perpendicular to thegate signal line 50, and improve the resistance uniformity of the common electrode. -
FIG. 9 is an illustrative cross section view of the array substrate ofFIG. 8 taken in a line AB. - As shown in
FIG. 9 , the array substrate made by the method of an embodiment of the present invention comprises: thesubstrate 90, thecommon electrodes 40 on thesubstrate 90, the commonelectrode signal lines 51 on thecommon electrodes 40, thegate insulation layer 91 on the commonelectrode signal lines 51, a semiconductoractive layer 92 on thegate insulation layer 91, the data signallines 61 on the semiconductoractive layer 92, theinsulation layer 93 on the data signallines 61, and thepixel electrodes 80 on theinsulation layer 93. - In the method of manufacturing the array substrate according to the above embodiments of the present invention, the gate signal lines and the common electrode signal line units are formed on the substrate, and each of the common electrode signal line units corresponding to each of the common electrodes comprises the first common electrode signal line perpendicular to the gate signal line and the second common electrode signal line parallel to the gate signal line, the first common electrode signal line and the second common electrode signal line both are made of metal, the first common electrode signal line and the second common electrode signal line of each of the common electrode signal line units cross with each other and are electrically connected to each other, and two adjacent common electrode signal line units are electrically connected by the bridge line. Thereby, it can reduce the resistance of the common electrode in the direction perpendicular to the gate signal line, and in turn decrease voltage distribution gradient in the direction perpendicular to the gate signal line, increasing the resistance uniformity of the array substrate, and improving image display quality of a display apparatus comprising the array substrate.
- According to another exemplary embodiment of the present invention, there is also provided a display apparatus comprising the array substrate according to any one of the above embodiments. In an exemplary embodiment, the display apparatus may be a FFS mode of liquid crystal display panel. In this way, as described above, the image display quality of the display apparatus can be greatly improved in the embodiments of the present invention.
- It should be appreciated for those skilled in this art that the above embodiments are intended to be illustrated, and not restrictive. For example, many modifications may be made to the above embodiments by those skilled in this art, and various features described in different embodiments may be freely combined with each other without conflicting in configuration or principle.
- Although several exemplary embodiments have been shown and described, it would be appreciated by those skilled in the art that various changes or modifications may be made in these embodiments without departing from the principles and spirit of the disclosure, the scope of which is defined in the claims and their equivalents.
- As used herein, an element recited in the singular and proceeded with the word “a” or “an” should be understood as not excluding plural of said elements or steps, unless such exclusion is explicitly stated. Furthermore, references to “one embodiment” of the present invention are not intended to be interpreted as excluding the existence of additional embodiments that also incorporate the recited features. Moreover, unless explicitly stated to the contrary, embodiments “comprising” or “having” an element or a plurality of elements having a particular property may include additional such elements not having that property.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410073497.XA CN103838048B (en) | 2014-02-28 | 2014-02-28 | A kind of array substrate and making method, display unit |
CN201410073497 | 2014-02-28 | ||
CN201410073497.X | 2014-02-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US9123592B1 US9123592B1 (en) | 2015-09-01 |
US20150249098A1 true US20150249098A1 (en) | 2015-09-03 |
Family
ID=50801715
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/444,137 Active US9123592B1 (en) | 2014-02-28 | 2014-07-28 | Array substrate and method for manufacturing the same, display apparatus |
Country Status (2)
Country | Link |
---|---|
US (1) | US9123592B1 (en) |
CN (1) | CN103838048B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11493435B2 (en) | 2019-01-02 | 2022-11-08 | Beijing Boe Technology Development Co., Ltd. | Array substrate and micro total analysis device |
US11774817B2 (en) | 2019-09-03 | 2023-10-03 | Tcl China Star Optoelectronics Technology Co., Ltd. | Pixel structure and display device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104835782A (en) * | 2015-05-20 | 2015-08-12 | 合肥京东方光电科技有限公司 | Array substrate, manufacturing method of array substrate and display device |
CN104882092B (en) * | 2015-06-29 | 2017-12-08 | 京东方科技集团股份有限公司 | A kind of embedded touch display screen and its driving method, display device |
CN106873266B (en) * | 2017-04-20 | 2019-07-02 | 京东方科技集团股份有限公司 | A kind of array substrate, liquid crystal display panel and display device |
TWI726623B (en) * | 2020-02-18 | 2021-05-01 | 友達光電股份有限公司 | Touch panel |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110304787A1 (en) * | 2010-06-13 | 2011-12-15 | Beijing Boe Display Technology Co., Ltd. | Array substrate, liquid crystal panel, liquid crystal display and driving method thereof |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20060079040A (en) * | 2004-12-31 | 2006-07-05 | 엘지.필립스 엘시디 주식회사 | Thin film transistor substrate of fringe field switch type and fabricating method thereof |
CN102023432B (en) * | 2009-09-18 | 2012-08-15 | 北京京东方光电科技有限公司 | FFS type TFT-LCD array substrate and manufacturing method thereof |
CN102854684B (en) * | 2012-09-26 | 2015-02-04 | 南京中电熊猫液晶显示科技有限公司 | Metallic oxide fringing field switching mode liquid crystal display panel and manufacture method thereof |
-
2014
- 2014-02-28 CN CN201410073497.XA patent/CN103838048B/en active Active
- 2014-07-28 US US14/444,137 patent/US9123592B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110304787A1 (en) * | 2010-06-13 | 2011-12-15 | Beijing Boe Display Technology Co., Ltd. | Array substrate, liquid crystal panel, liquid crystal display and driving method thereof |
US20140036186A1 (en) * | 2010-06-13 | 2014-02-06 | Beijing Boe Display Technology Co., Ltd. | Array substrate, liquid crystal panel, liquid crystal display and driving method thereof |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11493435B2 (en) | 2019-01-02 | 2022-11-08 | Beijing Boe Technology Development Co., Ltd. | Array substrate and micro total analysis device |
US11774817B2 (en) | 2019-09-03 | 2023-10-03 | Tcl China Star Optoelectronics Technology Co., Ltd. | Pixel structure and display device |
Also Published As
Publication number | Publication date |
---|---|
US9123592B1 (en) | 2015-09-01 |
CN103838048A (en) | 2014-06-04 |
CN103838048B (en) | 2016-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9123592B1 (en) | Array substrate and method for manufacturing the same, display apparatus | |
US9927911B2 (en) | Touch display panel and fabrication method thereof, and touch display apparatus | |
US9811227B2 (en) | Array substrate and display panel | |
US9508751B2 (en) | Array substrate, method for manufacturing the same and display device | |
US20180292693A1 (en) | A display panel and an array substrate thereof | |
US10168593B2 (en) | Liquid crystal display panel having dual capacitors connected in parallel to shift register unit and array substrate thereof | |
US9397123B1 (en) | Array substrate, manufacture method thereof, and display device | |
US10720450B2 (en) | Array substrate and manufacturing method thereof, display panel and display device | |
TWI415268B (en) | Thin film transistor device and pixel structure and driving circuit of display panel | |
US10198102B2 (en) | Touch display panel and its controlling method | |
US20160246398A1 (en) | Touch display device | |
US9146436B2 (en) | Liquid crystal panel | |
WO2017008472A1 (en) | Ads array substrate and fabrication method thereof, and display device | |
US10282005B2 (en) | Touch display panel, manufacturing method and detecting method for the same | |
US10852609B2 (en) | Pixel array substrate and driving method thereof | |
US20170329443A1 (en) | Oled array substrate, manufacturing method thereof and touch display device | |
US9759941B2 (en) | Array substrate used in liquid crystal panel and manufacturing method for the same | |
US10001860B2 (en) | Touch display panel, fabricating method thereof and driving method thereof | |
US9213441B2 (en) | In-cell touch panel and liquid crystal device | |
WO2017219702A1 (en) | Display substrate, fabrication method thereof, and display device | |
US10748940B2 (en) | TFT substrate having data lines as touch driving electrode and common electrodes as touch sensing electrode and touch display panel using same | |
JP2014056237A (en) | Array substrate, manufacturing method for the same, and display device | |
WO2018205524A1 (en) | Array substrate and manufacturing method therefor, and display device | |
US20200341575A1 (en) | Touch display apparatus | |
US9841639B2 (en) | Touch display panel and fabrication method thereof, and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BEIJING BOE DISPLAY TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, ZHENYU;SHAO, XIBIN;LIAO, YANPING;AND OTHERS;SIGNING DATES FROM 20140711 TO 20140723;REEL/FRAME:033400/0829 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, ZHENYU;SHAO, XIBIN;LIAO, YANPING;AND OTHERS;SIGNING DATES FROM 20140711 TO 20140723;REEL/FRAME:033400/0829 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |