US20150200202A1

US20150200202A1 - Field effect transistor constructions and memory arrays

Info

Publication number: US20150200202A1
Application number: US14/152,664
Authority: US
Inventors: Kamal M. Karda; Chandra Mouli; Gurtej S. Sandhu
Original assignee: Micron Technology Inc
Current assignee: US Bank NA
Priority date: 2014-01-10
Filing date: 2014-01-10
Publication date: 2015-07-16
Anticipated expiration: 2034-01-10
Also published as: US9076686B1

Abstract

A field effect transistor construction comprises two source/drain regions and a channel region there-between. The channel region comprises a transition metal dichalcogenide material having a thickness of 1 monolayer to 7 monolayers and having a physical length between the source/drain regions. A mid-gate is operatively proximate a mid-portion of the channel region relative to the physical length. A pair of gates is operatively proximate different respective portions of the channel region from the portion of the channel region that the mid-gate is proximate. The pair of gates are spaced and electrically isolated from the mid-gate on opposite sides of the mid-gate. Gate dielectric is between a) the channel region, and b) the mid-gate and the pair of gates. Additional embodiments are disclosed.

Description

TECHNICAL FIELD

Embodiments disclosed herein pertain to field effect transistor constructions and to memory arrays having a plurality of field effect transistors.

BACKGROUND

Memory is one type of integrated circuitry, and is used in computer systems for storing data. Memory may be fabricated in one or more arrays of individual memory cells. Memory cells may be written to, or read from, using digit lines (which may also be referred to as bit lines, data lines, sense lines, or data/sense lines) and access lines (which may also be referred to as word lines). The digit lines may conductively interconnect memory cells along columns of the array, and the access lines may conductively interconnect memory cells along rows of the array. Each memory cell may be uniquely addressed through the combination of a digit line and an access line.
Memory cells may be volatile or non-volatile. Non-volatile memory cells can store data for extended periods of time, in many instances including when the computer is turned off. Volatile memory dissipates and therefore requires being refreshed/rewritten, in many instances multiple times per second. Regardless, memory cells are configured to retain or store memory in at least two different selectable states. In a binary system, the states are considered as either a “0” or a “1”. In other systems, at least some individual memory cells may be configured to store more than two levels or states of information.
A field effect transistor is one type of electronic component that may be used in a memory cell. These transistors comprise a pair of conductive source/drain regions having a semiconductive channel region there-between. A conductive gate is adjacent the channel region and separated there-from by a thin gate dielectric. Application of a suitable voltage to the gate allows current to flow from one of the source/drain regions to the other through the channel region. When the voltage is removed from the gate, current is largely prevented from flowing through the channel region. Field-effect transistors may also include additional structure, for example reversibly programmable charge storage regions as part of the gate construction. Ideally, length of the channel region is made as short as possible to maximize operating speed of the transistor in the “on” state and to maximize circuit density. However, short physical channel length is not good in the “off” state as leakage current (I_off) between the source/drain regions is higher for short channel devices than for long channel devices.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic sectional view of a substrate fragment comprising a field effect transistor in accordance with an embodiment of the invention.

FIG. 2 is a diagrammatic sectional view of a substrate fragment comprising a field effect transistor in accordance with an embodiment of the invention.

FIG. 3 is a diagrammatic sectional view of a substrate fragment comprising a field effect transistor in accordance with an embodiment of the invention.

FIG. 4 is a diagrammatic sectional view of a substrate fragment comprising a field effect transistor in accordance with an embodiment of the invention.

FIG. 5 is a sectional view taken through line 5-5 in FIG. 4.

FIG. 6 is a sectional view taken through line 6-6 in FIG. 4.

FIG. 7 is a sectional view taken through line 7-7 in FIG. 4.

FIG. 8 is a diagrammatic sectional view of a substrate fragment comprising a portion of memory array in accordance with an embodiment of the invention.

FIG. 9 is a sectional view taken through line 9-9 in FIG. 8.

FIG. 10 is a sectional view taken through line 10-10 in FIG. 8.

FIG. 11 is a diagrammatic sectional view of a substrate fragment comprising a portion of memory array in accordance with an embodiment of the invention.

FIG. 12 is a sectional view taken through line 12-12 in FIG. 11.

FIG. 13 is a sectional view taken through line 13-13 in FIG. 11.

FIG. 14 is a sectional view taken through line 14-14 in FIG. 11.

FIG. 15 is a diagrammatic sectional view of a substrate fragment comprising a portion of memory array in accordance with an embodiment of the invention.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

An example field effect transistor construction in accordance with an embodiment of the invention is described initially with reference to FIG. 1. An example substrate fragment 10 comprises dielectric material 12 having various materials formed there-over which comprise a field effect transistor construction 14. Example dielectric materials 12 are doped silicon dioxide, undoped silicon dioxide, and silicon nitride. Other partially or wholly fabricated components of integrated circuitry may be formed as part of, or be elevationally inward of, material 12. Substrate fragment 10 may comprise a semiconductor substrate. In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
Any of the materials and/or structures described herein may be homogenous or non-homogenous, and regardless may be continuous or discontinuous over any material that such overlie. As used herein, “different composition” only requires those portions of two stated materials that may be directly against one another to be chemically and/or physically different, for example if such materials are not homogenous. If the two stated materials are not directly against one another, “different composition” only requires that those portions of the two stated materials that are closest to one another be chemically and/or physically different if such materials are not homogenous. In this document, a material or structure is “directly against” another when there is at least some physical touching contact of the stated materials or structures relative one another. In contrast, “over”, “on”, and “against” not preceded by “directly”, encompass “directly against” as well as construction where intervening material(s) or structure(s) result(s) in no physical touching contact of the stated materials or structures relative one another. Further, unless otherwise stated, each material may be formed using any suitable existing or yet-to-be-developed technique, with atomic layer deposition, chemical vapor deposition, physical vapor deposition, epitaxial growth, diffusion doping, and ion implanting being examples.
Transistor construction 14 comprises two source/ drain regions 16, 18 and a channel region 20 there-between. Channel region 20 comprises a transition metal dichalcogenide material 22 having a thickness of 1 monolayer to 7 monolayers and has a physical length between source/drain regions 16 and 18 (e.g., the length shown as the bracketed expanse 20). In this document, “thickness” is defined as the mean straight-line distance through a given material perpendicularly from a closest surface of immediately adjacent material of different composition. In one embodiment, transition metal dichalcogenide material 22 is no greater than 4 monolayers in thickness, and in one embodiment is no greater than 2 monolayers in thickness. Example materials include one or more of MoS₂, WS₂, InS₂, MoSe₂, WSe₂, and InSe₂.
In one embodiment and as shown, source/ drain regions 16 and 18 also comprise transition metal dichalcogenide material 22 having a thickness of 1 monolayer to 7 monolayers (e.g., an extension portion 19 of material 22). Source/ drain regions 16 and 18 are shown as comprising conductive (i.e., electrically) material 30 that is directly against dichalcogenide material 22. Conductive material 30 may be any one or more of conductively-doped semiconductive material, one or multiple elemental metal(s), an alloy of elemental metals, and a conductive metal compound. Conductive material 30 may alternately extend to dielectric material 12 in the absence of transition metal dichalcogenide material 22 being between materials 12 and 30. Further when dichalcogenide material 22 is between materials 12 and 30, the respective source/drain regions may be considered as constituting material 22 that is directly against material 30, with material 30 being considered as a conductive contact to material 22 as opposed to necessarily per se being considered as part of two source/drain regions of transistor construction 14.
In one embodiment, channel region 20 is devoid of conductivity enhancing impurity and in one embodiment is devoid of detectable conductivity enhancing impurity. In this document, “devoid of conductivity enhancing impurity” means no more than 1×10¹⁴atoms/cm³. In one embodiment, source/ drain regions 16 and 18 are devoid of conductivity enhancing impurity and in one embodiment are devoid of detectable conductivity enhancing impurity. In one embodiment where transition metal dichalcogenide material 22 comprises at least part of the respective source/drain regions, such material 22 is devoid of conductivity enhancing impurity and in one embodiment is devoid of detectable conductivity enhancing impurity.
Transistor construction 14 comprises a mid-gate 24 operatively proximate a mid-portion 26 of channel region 20 relative to the physical length thereof. In one embodiment and as shown, mid-portion 26 is centered relative to channel region 20. Mid-gate 24 may be considered as having opposite sides 28 and 29. A pair of gates 32 and 33 is operatively proximate different portions 34 and 35, respectively, of channel region 20, with portions 34 and 35 each being different from portion 26. Gate 32 is spaced and electrically isolated from mid-gate 24 on side 28, and gate 33 is spaced and electrically isolated from mid-gate 24 on side 29 in the depicted example. Such electrical isolation is shown occurring by dielectric material 36 that is laterally between immediately adjacent of conductive components 30, 32, 24, 33, and 30. Example dielectric materials 36 are the same as for material 12. An example lateral thickness for dielectric material 36 between the conductive material of structures 30, 32, 24, and 33 is from about 1 nanometer to 15 nanometers. Additionally, gate dielectric 38 is between channel region 20 and each of mid-gate 24, gate 32, and gate 33. An example thickness for gate dielectric 38 is from about 1 nanometer to 30 nanometers.
In one embodiment, gates 32 and 33 are electrically coupled together, for example as is shown schematically via an interconnect line 39. In one embodiment, mid-gate 24 has a work function that is different from that of at least one of gates 32 and 33. Gates 32 and 33 may have the same work function relative one another or may have different work functions relative one another. In the context of this document, same work function means a difference in the work functions of zero to no more than 0.1 eV, and different work function means a difference in the work functions of at least 0.2 eV. In one embodiment, mid-gate 24, gate 32, and gate 33 have the same work function. In one embodiment, gates 32 and 33 are of the same composition. In one embodiment, mid-gate 24, gate 32, and gate 33 are all of the same composition. In one embodiment, mid-gate 24, gate 32, and gate 33 comprise conductively-doped semiconductive material that is n-type. In one such embodiment, work function of mid-gate 24 is greater than that of gates 32 and 33 (i.e., by at least 0.2 eV). In one embodiment, mid-gate 24 and gates 32 and 33 comprise conductively-doped semiconductive material that is p-type. In one such embodiment, work function of mid-gate 24 is less than that of gates 32 and 33 (i.e., by at least 0.2 eV). As some examples for materials of gates 24, 32, and 33, n+ doped polysilicon and p+ doped polysilicon (i.e., each doped to at least 1×10²⁰atoms/cm³) have work functions of about 4.0 eV and 5.1 eV, respectively. TiN has a work function of about 4.65 eV, with W and WN having work functions ranging between about 4.3 eV and 4.6 eV.
FIG. 2 shows a field effect transistor construction 14 a formed with respect to a substrate fragment 10 a in accordance with an alternate embodiment of the invention. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix “a”. Gates 32, 24, and 33 may be considered as respectively comprising opposing sides 40 and 41, with those sides of mid-gate 24 being different from opposite mid-gate sides 28 and 29. Channel region 20 a comprises transition metal dichalcogenide material 22 having a thickness of 1 monolayer to 7 monolayers on each of opposing sides 40 and 41 of mid-gate 24 and pair of gates 32, 33. Gate dielectric 38 is between transition metal dichalcogenide material 22 and each of opposing sides 40, 41 of mid-gate 24 and pair of gates 32, 33. In one embodiment and as shown, source/ drain regions 16 a and 18 a individually comprise two spaced portions 19 of transition metal dichalcogenide material 22. Conductive material 30 is between and electrically couples portions 19 within both source/ drain regions 16 a, 18 a. Again, material 30 may be considered as part of source/ drain regions 16 a, 18 a perhaps dependent upon its composition, or as a conductive interconnect between source/drain regions that are considered as portions 19 of dichalcogenide material 22. As an alternate construction and analogous to that described above with respect to FIG. 1, no transition metal dichalcogenide material 22 may be between material 30 and material 12 (not shown), and between material 30 and material 36 (not shown).
Field effect transistor constructions in accordance with embodiments of the invention may have any desired orientation. FIGS. 1 and 2 show constructions 14 and 14 a as being horizontally oriented. In alternate embodiments, a field effect transistor construction may be vertically oriented or oriented other than vertical or horizontal. In this document, vertical is a direction generally orthogonal to horizontal, with horizontal referring to a general direction along a primary surface relative to which a substrate is processed during fabrication. Further, vertical and horizontal as used herein are generally perpendicular directions relative one another independent of orientation of the substrate in three-dimensional space. Additionally, elevational, above, and below are with reference to the vertical direction. Further in the context of this document, a vertically oriented transistor is characterized by predominant current flow through the channel region in the horizontal direction. Further in the context of this document, a horizontally transistor is characterized by predominant current flow through the programmable material in the vertical direction.
As an example, a vertically oriented field effect transistor construction 14 b is shown with respect to a substrate 10 b in FIG. 3. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix “b” or with different numerals. The construction of FIG. 3 is analogous to that of FIG. 2, although a structure analogous to FIG. 1 or other structures may be used. FIG. 3 shows a vertically oriented field effect transistor construction 14 b wherein gate 33 comprises an outer gate material that is spaced above and electrically isolated from material of mid-gate 24. Gate 32 comprises inner gate material that is spaced below and electrically isolated from material of mid-gate 24. Source/drain region 18 a may be considered as an elevationally outer source/drain region and source/drain region 16 a may be considered as an elevationally inner source/drain region. Outer source/drain region 18 a and inner source/drain region 16 a may be considered as comprising a respective lateral outer sidewall 44. In one embodiment, a conductive contact 45 is directly against lateral outer sidewall 44 of transition metal dichalcogenide material 22 of outer source/drain region 18 a. In one embodiment, a conductive contact 46 is directly against lateral outer sidewall 44 of transition metal dichalcogenide material 22 of inner source/drain region 16 a. Conductive contacts 45 and 46 are respectively shown as only contacting one lateral outer sidewall of transition metal dichalcogenide material 22 of each source/drain region. Alternately or additionally, conductive contacts may be directly against (not shown) an other lateral outer sidewall of transition metal dichalcogenide material 22 with respect to one or both source/drain regions.
An alternate embodiment vertical field effect transistor construction 14 c is next described with reference to FIGS. 4-7 which show a substrate 10 c. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix “c” or with different numerals. Vertical transistor construction 14 c comprises an isolating core 48 (i.e., electrically isolating). Material of isolating core 48 may be dielectric, including for example any of the materials described above with respect to the composition of materials 12 and 36. The material of isolating core 48 may be semiconductive or conductive, and for example may provide an electrically isolating function for circuitry components (not shown) above and/or below vertical transistor construction 14 c, for example being held at ground or some other potential.
Transition metal dichalcogenide material 22 c encircles isolating core 48 and has a lateral wall thickness of 1 monolayer to 7 monolayers. A gate dielectric 38 c encircles transition metal dichalcogenide material 22 c. In one embodiment, isolating core 48, transition metal dichalcogenide material 22 c, and gate dielectric 38 c each have a respective perimeter that is circular in horizontal cross-section.
Conductive mid-gate 24 c encircles gate dielectric 38 c at an elevational mid-portion of transition metal dichalcogenide material 22 c. Conductive outer gate material 33 c encircles gate dielectric 38 c at an elevational outer portion 35 c of transition metal dichalcogenide material 22 c. Outer gate material 33 c is elevationally spaced and electrically isolated from mid-gate material 24 c, for example by dielectric 36 c. Conductive inner gate material 32 c encircles gate dielectric 38 c at an elevational inner portion 34 c of transition metal dichalcogenide material 22 c. Inner gate material 32 c is elevationally spaced and electrically isolated from mid-gate material 24 c, for example by dielectric 36 c. A cross-section view is not shown with respect to inner gate material 32 c for brevity. Such cross-section would appear identical to the FIG. 6 cross-section, but with numeral 32 c instead being substituted for numeral 33 c.
An elevationally outer source/drain region 18 c encircles isolating core 48 and is spaced elevationally outward of and electrically isolated from outer gate material 33 c. An elevationally inner source/drain region 16 c encircles isolating core 48 and is spaced elevationally inward of and electrically isolated from inner gate material 32 c. In one embodiment and as shown, the outer and inner source/drain regions 18 c and 16 c, respectively, comprise transition metal dichalcogenide material 22 c having a lateral wall thickness of thickness of 1 monolayer to 7 monolayers. In one embodiment, a conductive contact is directly against a lateral outer sidewall of at least one of outer source/drain region 18 c and inner source/drain region 16 c, with example conductive contacts 45 c and 46 c being shown. A cross-section view is not shown with respect to inner source/drain region 16 c for brevity. Such cross-section would appear identical to the FIG. 7 cross-section, but instead with numerals 16 c and 46 c being substituted for numerals 18 c and 45 c, respectively. Any other or additional attribute described above with respect to the FIGS. 1-3 embodiments may be applied with respect to the embodiments described with reference to FIGS. 4-7.
Transistors as described above may be used as part of any existing or yet-to-be-developed integrated circuitry. Further, and as an example, a plurality of the above-described field effect transistors may be incorporated within an array, such as a memory array. With respect to description of structure herein as respects an array, a sub-array (i.e., a portion of a total array) may also be considered as an array. In one embodiment, a memory array in accordance with the invention comprises a plurality of memory cells which individually comprise a vertical field effect transistor. The individual transistors comprise an elevationally outer source/drain region, an elevationally inner source/drain region, and a channel region elevationally between the outer and inner source/drain regions. The channel region comprises a transition metal dichalcogenide material having a lateral thickness of 1 monolayer to 7 monolayers and has a physical length elevationally between the source/drain regions. In one embodiment, the elevationally outer and inner source/drain regions comprise a transition metal dichalcogenide material having a lateral wall thickness of 1 monolayer to 7 monolayers. Regardless, a mid-gate is laterally proximate an elevationally mid-portion of the channel region. An outer gate is above the mid-gate laterally proximate an elevational outer portion of the channel region. The outer gate is elevationally spaced and electrically isolated from the mid-gate. An inner gate is below the mid-gate laterally proximate an elevational inner portion of the channel region. The inner gate is elevationally spaced and electrically isolated from the mid-gate. Gate dielectric is laterally between a) the channel region, and b) the mid-gate, the outer gate, and the inner gate. Ideally, the transistor construction is the same throughout the memory array, but not necessarily so. By way of examples only, transistor construction 14 b of FIG. 3 and transistor construction 14 c of FIGS. 4-7 are but two example vertical field effect transistor constructions usable in a memory and/or transistor array in accordance with the invention.
Regardless, at least one of a) the outer gates are electrically coupled to one another within the array, and b) the inner gates are electrically coupled to one another within the array. In one embodiment, the outer gates are electrically coupled to one another within the array and the inner gate are electrically coupled to one another within the array. In one embodiment, all of the inner gates are electrically coupled with all of the outer gates within the array. Other or additional attributes as described above with respect to the FIGS. 1-7 embodiments may be used.
A portion of one such example memory array 60 in accordance with an embodiment of the invention is shown with respect to a substrate 10 d in FIGS. 8-10, and comprises a plurality of field effect transistor constructions like that of FIGS. 4-7. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix “d” or with different numerals. Example array 60 has mid-gates 24 d interconnected (i.e., electrically coupled) among a plurality of transistors 14 d in rows or columns 62 that are separated from one another by suitable dielectric material 64. At least one of a) outer gates 33 d are electrically coupled to one another within the array, and b) inner gates 32 d are electrically coupled to one another within the array. Outer gates 33 d are shown as being electrically coupled throughout array 60, for example being plate-like. Inner gates 32 d are shown as being electrically coupled throughout array 60, for example being plate-like. Gates 33 d and 32 d may be electrically coupled to one another. Dielectric materials 36 d and 64 are shown isolating various components. Other or additional attributes as described above with respect to the FIGS. 1-7 embodiments may be used. Mid-gates 24 may be interconnected within the array in rows or columns to function as access lines. Bit lines (not shown) may interconnect one of the plurality of outer source/drains 18 d or the plurality of inner source/drains 18 ein the other of rows or columns to function as data/sense lines. Charge storage devices (not shown) (e.g., capacitors) may be electrically coupled to the other of the plurality of outer source/drains 18 d or the plurality of inner source/drains 18 e.
An alternate embodiment memory array 60 e is shown with respect to a substrate 10 e in FIGS. 11-14, and comprises a plurality of field effect transistor constructions like that of FIG. 3. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix “e” or with different numerals. Example array 60 e has mid-gates 24 e interconnected among a plurality of transistors 14 e in rows or columns 62 e that are separated from one another by dielectric material 64 e. At least one of a) outer gates 33 e are electrically coupled to one another within the array, and b) inner gates 32 e are electrically coupled to one another within the array. Outer gates 33 e are diagrammatically and schematically shown as being electrically coupled relative one another via an interconnect line 39 (FIG. 13), and all such outer gates 33 e may be electrically coupled to one another throughout the array. Inner gates 32 e may likewise be so-coupled, and gates 33 e and 32 e may be electrically coupled to one another throughout the array. Dielectric material 64 e isolates various components. Other or additional attributes as described above with respect to the embodiments of FIGS. 1-10 may be used.
An alternate embodiment memory array 60 f is shown and described with respect to a substrate 10 f in FIG. 15, and incorporates vertical field effect transistor constructions like that of FIG. 3 and is thereby similar to array 60 e of FIGS. 11-14. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix “f” or with different numerals. Transistor constructions 14 f are horizontally spaced from one another, with array 60 f comprising back bias gates 75 within dielectric material 64 f between immediately horizontally adjacent transistor constructions 14 f. Back bias gates 75 may extend elevationally along elevationally outer gates, elevationally inner gates, and mid-gate 33 e, 32 e, and 24 e, respectively, as shown. Individual back bias gates 75 may also extend longitudinally in lines parallel and between lines of material 24 e and 33 e as materials 24 e and 33 e are shown in FIGS. 12 and 13. In one embodiment, all back bias gates 75 within the array are electrically coupled with one another. Other or additional attributes as described above with respect to the FIGS. 1-14 embodiments may be used.
Additional circuitry (not shown) can be provided by the artisan for accessing (e.g., reading from and/or writing to) the memory cells within the array. Such circuitry may include forming a larger memory array into a plurality of separate sub-arrays. A “sub-array” as used in this paragraph to the end of this document is defined as a subset of the total memory array cells that are within a continuous area and that can be activated independent of other sub-arrays having others of the total memory array cells therein. Sub-arrays might be fabricated and operated independently, in tandem, or otherwise relative one another. Regardless, a transistor and a memory array in accordance with embodiments of the invention may be operated in any manner. Ideally, the effective channel length of a transistor in accordance with the invention may be electrostatically defined and dynamically varied. As one example with respect to a transistor and/or memory array, gates 33 d/33 e/33 f may be electrically coupled relative to one another as well as to gates 32 d/32 e/32 f in arrays 60, 60 e, and 60 f, respectively, throughout all of a given sub-array. In an “inactive”, “standby”, or “off” state for a sub-array, such gates may be biased so that semiconductive transition metal dichalcogenide material 22 immediately there-adjacent is depleted of carriers, thereby making the effective channel length of individual transistors longer (e.g., less leakage current). In the context of this disclosure, “depleted of carriers” means less than or equal to 1×10¹⁵carriers/cm³(e.g., either electrons or holes). Mid-gates 24 d/24 e/24 f may be provided at 0 volts or slightly negative in the inactive, standby, or off state. All “inactive” sub-arrays may have their gates so-biased, for example. Such structure and operation might reduce power consumption in the inactive, standby, or off state.
For an “active” sub-array where reading and/or writing will occur relative to memory cells in that sub-array for some period of time, gates 32, 33 may be biased to induce high carrier density in the transition metal dichalcogenide material immediately there-adjacent, thereby making the effective channel length of individual transistors shorter. In the context of this document, “high carrier density” means at least 1×10¹⁸carriers/cm³. The mid-gates 24 d/24 e/24 f in the active sub-array may be operated normally in an “on” state (e.g., voltage value other than zero) to cause current flow through the effectively shorter transistor channel or in an “off” state (e.g., voltage at zero) to preclude such current flow (but for leakage). Alternate manners of operation may of course be used.

Conclusion

In some embodiments, a field effect transistor construction comprises two source/drain regions and a channel region there-between. The channel region comprises a transition metal dichalcogenide material having a thickness of 1 monolayer to 7 monolayers and having a physical length between the source/drain regions. A mid-gate is operatively proximate a mid-portion of the channel region relative to the physical length. A pair of gates is operatively proximate different respective portions of the channel region from the portion of the channel region that the mid-gate is proximate. The pair of gates are spaced and electrically isolated from the mid-gate on opposite sides of the mid-gate. Gate dielectric is between a) the channel region, and b) the mid-gate and the pair of gates.
In some embodiments, a vertical field effect transistor construction comprises an isolating core. A transition metal dichalcogenide material encircles the isolating core and has a lateral wall thickness of 1 monolayer to 7 monolayers. A gate dielectric encircles the transition metal dichalcogenide material. Conductive mid-gate material encircles the gate dielectric at an elevational mid-portion of the transition metal dichalcogenide material. Conductive outer gate material encircles the gate dielectric at an elevational outer portion of the transition metal dichalcogenide material. The outer gate material is elevationally spaced and electrically isolated from the mid-gate material. Conductive inner gate material encircles the gate dielectric at an elevational inner portion of the transition metal dichalcogenide material. The inner gate material is elevationally spaced and electrically isolated from the mid-gate material. An elevationally outer source/drain region encircles the isolating core and is spaced elevationally outward of and electrically isolated from the outer gate material. An elevationally inner source/drain region encircles the isolating core and is spaced elevationally inward of and electrically isolated from the inner gate material.
In some embodiments, a vertical field effect transistor construction comprises conductive mid-gate material. Conductive outer gate material is spaced above and is electrically isolated from the mid-gate material. Conductive inner gate material is spaced below and electrically isolated from the mid-gate material. Gate dielectric is over laterally opposing outer sides of the mid-gate material, the outer gate material, and the inner gate material. A pair of laterally opposing channels is over laterally opposing outer sides of the gate dielectric and is over the laterally opposing outer sides of the mid-gate material, the outer gate material, and the inner gate material. The channels of the pair respectively comprise transition metal dichalcogenide material having a lateral thickness of 1 monolayer to 7 monolayers. An elevationally inner source/drain region is electrically coupled with and is elevationally inward of those portions of the channels that are laterally over the opposing outer sides of the inner gate material. An elevationally outer source/drain region is electrically coupled with and is elevationally outward of those portions of the channels that are laterally over the opposing outer sides of the outer gate material.
In some embodiments, a memory array comprises a plurality memory cells that individually comprise a vertical field effect transistor. The transistor comprises an elevationally outer source/drain region, an elevationally inner source/drain region, and a channel region elevationally between the outer and inner source/drain regions. The channel region comprises a transition metal dichalcogenide material having a lateral thickness of 1 monolayer to 7 monolayers and having a physical length elevationally between the source/drain regions. A mid-gate is laterally proximate an elevational mid-portion of the channel region. An outer gate is above the mid-gate laterally proximate an elevational outer portion of the channel region. The outer gate is elevationally spaced and electrically isolated from the mid-gate. An inner gate is below the mid-gate laterally proximate an elevational inner portion of the channel region. The inner gate is elevationally spaced and electrically isolated from the mid-gate. Gate dielectric is laterally between a) the channel region, and b) the mid-gate, the outer gate, and the inner gate. At least one of a) the outer gates are electrically coupled to one another within the array, and b) the inner gates are electrically coupled to one another within the array.
In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.

Claims

1. A field effect transistor construction comprising:

two source/drain regions and a channel region there-between, the channel region comprising a transition metal dichalcogenide material having a thickness of 1 monolayer to 7 monolayers and having a physical length between the source/drain regions;

a mid-gate operatively proximate a mid-portion of the channel region relative to the physical length;

a pair of gates operatively proximate different respective portions of the channel region from the portion of the channel region that the mid-gate is proximate, the pair of gates being spaced and electrically isolated from the mid-gate on opposite sides of the mid-gate; and

gate dielectric between a) the channel region, and b) the mid-gate and the pair of gates.

2. The construction of claim 1 wherein the field effect transistor is vertically oriented.

3. The construction of claim 1 wherein the field effect transistor is horizontally oriented.

4. The construction of claim 1 wherein the gates of the pair are electrically coupled together.

5. The construction of claim 1 wherein the mid-gate has a work function which is different from that of at least one of the gates of the pair.

6. The construction of claim 1 wherein the gates of the pair have the same work function relative one another.

7. The construction of claim 6 wherein the mid-gate has the same work function as that of the gates of the pair.

8. The construction of claim 7 wherein the gates of the pair are of the same composition.

9. The construction of claim 8 wherein the mid-gate is of the same composition as that of the gates of the pair.

10. The construction of claim 6 wherein the mid-gate and the gates of the pair comprise conductively doped semiconductive material that is n-type, the work function of the mid-gate being greater than that of the gates of the pair.

11. The construction of claim 6 wherein the mid-gate and the gates of the pair comprise conductively doped semiconductive material that is p-type, the work function of the mid-gate being less than that of the gates of the pair.

12. The construction of claim 1 wherein the gates of the pair have different work functions relative one another.

13. The construction of claim 1 wherein the channel region is devoid of conductivity enhancing impurity.

14. The construction of claim 13 wherein the source/drain regions are devoid of conductivity enhancing impurity.

15. The construction of claim 1 wherein the transition metal dichalcogenide material is no greater than 4 monolayers in thickness.

16. The construction of claim 15 wherein the transition metal dichalcogenide material is no greater than 2 monolayers in thickness.

17. The construction of claim 1 wherein the transition metal dichalcogenide material comprises at least one of MoS₂, WS₂, InS₂, MoSe₂, WSe₂, and InSe₂.

18. The construction of claim 1 wherein the source/drain regions comprise the transition metal dichalcogenide material having a thickness of 1 monolayer to 7 monolayers.

19. The construction of claim 18 wherein the transition metal dichalcogenide material of the source/drain regions is devoid of conductivity enhancing impurity.

20. The construction of claim 18 wherein the field effect transistor is vertically oriented, one of the two source/drain regions being an elevationally outer source/drain region, and comprising a conductive contact directly against a lateral outer sidewall of the transition metal dichalcogenide material of the outer source/drain region.

21. The construction of claim 18 wherein the field effect transistor is vertically oriented, one of the two source/drain regions is an elevationally inner source/drain region, and comprising a conductive contact directly against a lateral outer sidewall of the transition metal dichalcogenide material of the inner source/drain region.

22. The construction of claim 1 wherein,

the channel region comprises transition metal dichalcogenide material having a thickness of 1 monolayer to 7 monolayers on each of opposing sides of the mid-gate and the pair of gates, the opposing sides of the mid-gate being different from the opposite sides of the mid-gate from which the pair of gates are spaced from; and

the gate dielectric being between a) the transition metal dichalcogenide material, and b) each of the opposing sides of the mid-gate and the pair of gates.

23. The construction of claim 22 wherein the source/drain regions individually comprise two spaced layers of the transition metal dichalcogenide material having a thickness of 1 monolayer to 7 monolayers;

conductive material between and electrically coupling the two layers.

24. A vertical field effect transistor construction comprising:

an isolating core;

a transition metal dichalcogenide material encircling the isolating core and having a lateral wall thickness of 1 monolayer to 7 monolayers;

a gate dielectric encircling the transition metal dichalcogenide material;

conductive mid-gate material encircling the gate dielectric at an elevational mid-portion of the transition metal dichalcogenide material;

conductive outer gate material encircling the gate dielectric at an elevational outer portion of the transition metal dichalcogenide material, the outer gate material being elevationally spaced and electrically isolated from the mid-gate material;

conductive inner gate material encircling the gate dielectric at an elevational inner portion of the transition metal dichalcogenide material, the inner gate material being elevationally spaced and electrically isolated from the mid-gate material;

an elevationally outer source/drain region encircling the isolating core and spaced elevationally outward of and electrically isolated from the outer gate material; and

an elevationally inner source/drain region encircling the isolating core and spaced elevationally inward of and electrically isolated from the inner gate material.

25. The construction of claim 24 wherein the isolating core, the transition metal dichalcogenide material, and the gate dielectric each have a respective perimeter that is circular in horizontal cross-section.

26. The construction of claim 24 wherein the outer and inner source/drain regions comprise the transition metal dichalcogenide material having a lateral wall thickness of 1 monolayer to 7 monolayers.

27. The construction of claim 24 comprising a conductive contact directly against a lateral outer sidewall of at least one of the outer source/drain region and the inner source/drain region.

28. The construction of claim 27 wherein the outer and inner source/drain regions comprise the transition metal dichalcogenide material having a lateral wall thickness of 1 monolayer to 7 monolayers, said conducive contact being directly against a lateral outer sidewall of the transition metal dichalcogenide material of the at least one of the outer source/drain region and the inner source/drain region.

29. A vertical field effect transistor construction comprising:

conductive mid-gate material;

conductive outer gate material spaced above and electrically isolated from the mid-gate material;

conductive inner gate material spaced below and electrically isolated from the mid-gate material;

gate dielectric over laterally opposing outer sides of the mid-gate material, the outer gate material, and the inner gate material;

a pair of laterally opposing channels over laterally opposing outer sides of the gate dielectric and over the laterally opposing outer sides of the mid-gate material, the outer gate material, and the inner gate material; the channels of the pair respectively comprising transition metal dichalcogenide material having a lateral thickness of 1 monolayer to 7 monolayers;

an elevationally inner source/drain region electrically coupled with and elevationally inward of those portions of the channels that are laterally over the opposing outer sides of the inner gate material; and

an elevationally outer source/drain region electrically coupled with and elevationally outward of those portions of the channels that are laterally over the opposing outer sides of the outer gate material.

30. The construction of claim 29 wherein the elevationally outer and inner source/drain regions comprise the transition metal dichalcogenide material having a lateral wall thickness of 1 monolayer to 7 monolayers.

31. The construction of claim 30 comprising a conductive contact directly against a lateral outer sidewall of the transition metal dichalcogenide material of at least one of the elevationally outer source/drain region and the elevationally inner source/drain region.

32. A memory array, comprising:

a plurality memory cells individually comprising a vertical field effect transistor, the transistor comprising:

an elevationally outer source/drain region, an elevationally inner source/drain region, and a channel region elevationally between the outer and inner source/drain regions, the channel region comprising a transition metal dichalcogenide material having a lateral thickness of 1 monolayer to 7 monolayers and having a physical length elevationally between the source/drain regions;

a mid-gate laterally proximate an elevational mid-portion of the channel region;

an outer gate above the mid-gate laterally proximate an elevational outer portion of the channel region, the outer gate being elevationally spaced and electrically isolated from the mid-gate;

an inner gate below the mid-gate laterally proximate an elevational inner portion of the channel region, the inner gate being elevationally spaced and electrically isolated from the mid-gate; and

gate dielectric laterally between a) the channel region, and b) the mid-gate, the outer gate, and the inner gate;

at least one of a) the outer gates being electrically coupled to one another within the array, and b) the inner gates being electrically coupled to one another within the array.

33. The memory array of claim 32 wherein the outer gates are electrically coupled to one another within the array.

34. The memory array of claim 32 wherein the inner gates are electrically coupled to one another within the array.

35. The memory array of claim 32 wherein the outer gates are electrically coupled to one another within the array, and the inner gates are electrically coupled to one another and to the outer gates within the array.

36. The memory array of claim 32 wherein the elevationally outer and inner source/drain regions comprise the transition metal dichalcogenide material having a lateral wall thickness of 1 monolayer to 7 monolayers.

37. The memory array of claim 32 wherein a plurality of the vertical transistors are horizontally spaced from one another, and further comprising a back bias gate within dielectric material between immediately horizontally adjacent of the transistors; the back bias gate extending elevationally along the elevationally outer, elevationally inner, and mid-gates.

38. The memory array of claim 37 wherein all back bias gates within the array are electrically coupled with one another.