US20150155160A1 - Diamond Semiconductor System and Method - Google Patents
Diamond Semiconductor System and Method Download PDFInfo
- Publication number
- US20150155160A1 US20150155160A1 US14/615,311 US201514615311A US2015155160A1 US 20150155160 A1 US20150155160 A1 US 20150155160A1 US 201514615311 A US201514615311 A US 201514615311A US 2015155160 A1 US2015155160 A1 US 2015155160A1
- Authority
- US
- United States
- Prior art keywords
- diamond
- layer
- semiconductor
- monolithically integrated
- lattice
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010432 diamond Substances 0.000 title claims abstract description 261
- 229910003460 diamond Inorganic materials 0.000 title claims abstract description 260
- 238000000034 method Methods 0.000 title claims abstract description 179
- 239000004065 semiconductor Substances 0.000 title claims abstract description 80
- 239000000463 material Substances 0.000 claims abstract description 98
- 239000000758 substrate Substances 0.000 claims abstract description 26
- 238000010899 nucleation Methods 0.000 claims abstract description 5
- 239000002772 conduction electron Substances 0.000 claims abstract description 4
- 150000002500 ions Chemical class 0.000 claims description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 20
- 238000004519 manufacturing process Methods 0.000 claims description 14
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000010703 silicon Substances 0.000 claims description 9
- 238000005229 chemical vapour deposition Methods 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 239000003870 refractory metal Substances 0.000 claims description 2
- 239000011521 glass Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 76
- 125000004429 atom Chemical group 0.000 description 33
- 238000000151 deposition Methods 0.000 description 31
- 239000002019 doping agent Substances 0.000 description 31
- 238000005530 etching Methods 0.000 description 31
- 229910052751 metal Inorganic materials 0.000 description 28
- 235000012431 wafers Nutrition 0.000 description 28
- 230000008021 deposition Effects 0.000 description 27
- 239000002184 metal Substances 0.000 description 27
- 229910052782 aluminium Inorganic materials 0.000 description 23
- 238000010586 diagram Methods 0.000 description 23
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 22
- 239000010409 thin film Substances 0.000 description 22
- 238000000137 annealing Methods 0.000 description 17
- 239000007943 implant Substances 0.000 description 17
- 238000004140 cleaning Methods 0.000 description 12
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 8
- 238000005468 ion implantation Methods 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- 239000010936 titanium Substances 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 6
- 229910052796 boron Inorganic materials 0.000 description 6
- 239000013078 crystal Substances 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 238000001704 evaporation Methods 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 230000009286 beneficial effect Effects 0.000 description 5
- 239000000356 contaminant Substances 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 5
- 238000004151 rapid thermal annealing Methods 0.000 description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 230000008020 evaporation Effects 0.000 description 4
- 238000002513 implantation Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- -1 but not limited to Inorganic materials 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 125000004432 carbon atom Chemical group C* 0.000 description 3
- 239000002041 carbon nanotube Substances 0.000 description 3
- 229910021393 carbon nanotube Inorganic materials 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 230000008439 repair process Effects 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 239000005350 fused silica glass Substances 0.000 description 2
- 229910021389 graphene Inorganic materials 0.000 description 2
- 238000005087 graphitization Methods 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 230000037361 pathway Effects 0.000 description 2
- 125000004437 phosphorous atom Chemical group 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- WHXSMMKQMYFTQS-UHFFFAOYSA-N Lithium Chemical compound [Li] WHXSMMKQMYFTQS-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 238000001237 Raman spectrum Methods 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NPNMHHNXCILFEF-UHFFFAOYSA-N [F].[Sn]=O Chemical compound [F].[Sn]=O NPNMHHNXCILFEF-UHFFFAOYSA-N 0.000 description 1
- ASIIQTABPIPDFG-UHFFFAOYSA-L [Sn+2]=O.[F-].[F-] Chemical compound [Sn+2]=O.[F-].[F-] ASIIQTABPIPDFG-UHFFFAOYSA-L 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 239000011203 carbon fibre reinforced carbon Substances 0.000 description 1
- 230000005465 channeling Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000008014 freezing Effects 0.000 description 1
- 238000007710 freezing Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910052744 lithium Inorganic materials 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000000879 optical micrograph Methods 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000009257 reactivity Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000027756 respiratory electron transport chain Effects 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000004590 silicone sealant Substances 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 239000004094 surface-active agent Substances 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0405—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon
- H01L21/041—Making n- or p-doped regions
- H01L21/0415—Making n- or p-doped regions using ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02082—Cleaning product to be cleaned
- H01L21/02085—Cleaning of diamond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/02444—Carbon, e.g. diamond-like carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02527—Carbon, e.g. diamond-like carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0405—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon
- H01L21/0425—Making electrodes
- H01L21/043—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1602—Diamond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66015—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene
- H01L29/66022—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6603—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66015—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene
- H01L29/66037—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66045—Field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/868—PIN diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/028—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/34—Materials of the light emitting region containing only elements of group IV of the periodic system
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1606—Graphene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7781—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with inverted single heterostructure, i.e. with active layer formed on top of wide bandgap layer, e.g. IHEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
Definitions
- This invention is generally related to semiconductor fabrication methods, and more particularly to a method for fabricating diamond semiconductors.
- Diamond possesses favorable theoretical semiconductor performance characteristics.
- practical diamond based semiconductor device applications remain limited.
- One issue that has limited the development of practical diamond based semiconductors is the difficulty of fabricating quality n-type layers in diamonds. While attempts have been made to improve n-type diamond fabrication based on limiting the concentration of vacancy created defects, the difficulties associated with fabricating quality n-type layers in diamond has yet to be sufficiently resolved.
- Deficiencies in known diamond fabrication technology include those related to formation of high power circuit elements for monolithic system level integration. Therefore, there is a need for a new and improved system and method for fabricating diamond semiconductors, including n-type layers within diamond semiconductors for high power circuit elements for monolithic system level integration.
- a method of fabricating monolithically integrated diamond semiconductor may include the steps of seeding the surface of a substrate material, forming a diamond layer upon the surface of the substrate material; and forming a semiconductor layer within the diamond layer, wherein the diamond semiconductor of the semiconductor layer has n-type donor atoms and a diamond lattice, wherein at least 0.16% of the donor atoms contribute conduction electrons with mobility greater than 770 cm 2 /Vs to the diamond lattice at 100 kPa and 300K.
- FIG. 1 is a block diagram of a first embodiment of the method for fabricating diamond semiconductors.
- FIG. 2A is a perspective view of a prior art model of an intrinsic diamond thin film wafer upon which the method of FIG. 1 may be practiced.
- FIG. 2B is a prior art model of an intrinsic diamond lattice structure of the diamond of FIG. 2A .
- FIG. 3A is a perspective view of an exemplary model of a doped diamond thin film wafer such as may be fabricated by practicing the method of FIG. 1 upon the intrinsic diamond thin film wafer of FIG. 2 .
- FIG. 3B is a model of a doped diamond lattice structure of the doped diamond thin film wafer of FIG. 3A .
- FIG. 4 is a block diagram of a second embodiment of the method for fabricating diamond semiconductors.
- FIG. 5A and FIG. 5B are a block diagram of a third embodiment of the method for fabricating diamond semiconductors.
- FIG. 6 is a top view of an exemplary P + -i-N diode model that may be fabricated according to the method of FIG. 5A and FIG. 5B .
- FIG. 7 is a perspective view of a model of an exemplary six-pin surface mount device package that may be fabricated according to the method of FIG. 5A and FIG. 5B .
- FIG. 8 shows a schematic diagram of a diode test condition setup, such as may be employed with the diode model of FIG. 6 .
- FIG. 9 is a graphical illustration of the threshold voltage performance characteristics of a diode that may be fabricated according to the method of FIG. 5A and FIG. 5B .
- FIG. 10 shows a block diagram of an embodiment of a method for forming Ohmic contacts to diamond material.
- FIG. 11 shows a block diagram of an embodiment of a method for forming Schottky type contacts to diamond material.
- FIG. 12 is a block diagram of a method for forming monolithically integrated circuits from diamond semiconductor materials.
- FIG. 13 is a perspective view of a model of a doped diamond thin film wafer, such as may be fabricated by according to the method of FIG. 12 .
- FIG. 14 is a schematic diagram of a P + -i-N diode device that may be fabricated according to the method of FIG. 12 .
- FIG. 15 is a block diagram of a method for forming monolithically integrated circuit devices from diamond semiconductor materials.
- FIG. 16 is a schematic diagram of a NAND logic gate that may be formed by the methods disclosed.
- FIG. 17 is a block diagram of a method for forming a transistor element from diamond semiconductor materials.
- FIG. 18 is a model of a transistor that may be fabricated according to the method of FIG. 17 .
- FIG. 1 shows a block diagram of a first embodiment of the method 100 for fabricating layers within diamond material.
- the method 100 may include a first step 102 of selecting a diamond material having a diamond lattice structure.
- the diamond material is intrinsic diamond.
- Intrinsic diamond is diamond that has not been intentionally doped. Doping may introduce impurities for the purpose of giving the diamond material electrical characteristics, such as, but not limited to, n-type characteristics and p-type characteristics.
- the diamond material may be a single crystal or polycrystalline diamond.
- FIG. 2A is a perspective view of a model of an intrinsic diamond thin film wafer 200 .
- the diamond material of method 100 is the intrinsic diamond thin film wafer 200 .
- the intrinsic diamond thin film wafer 200 may include a diamond layer 202 , a silicon dioxide layer (SiO 2 ) 204 , and a silicon wafer layer 206 .
- Diamond layer 202 may be, but is not limited to, ultrananocrystalline diamond.
- the intrinsic diamond thin film wafer 200 may be 100 mm in diameter.
- the diamond layer 202 may be a 1 ⁇ m polycrystalline diamond having a grain size of approximately 200-300 nm.
- the silicon dioxide layer (SiO 2 ) 204 may be approximately 1 ⁇ m.
- the silicon wafer layer 206 may be approximately 500 ⁇ m Si, such as Aqua 100 available from Advanced Diamond Technologies, Inc.
- the first step 102 of method 100 may include selecting a variety of diamond base materials such as, but not limited to, the exemplary diamond layer 202 of intrinsic diamond thin film wafer 200 .
- FIG. 2B is a model of an intrinsic diamond lattice structure 210 , such as, but not limited to, an intrinsic diamond lattice structure of diamond layer 202 .
- the intrinsic diamond lattice structure 210 may include a plurality of carbon atoms 212 .
- the intrinsic diamond lattice structure 210 is known to those having skill in the art. In the model, the intrinsic diamond lattice structure 210 is shown defect free and all of the atoms shown are carbon atoms 212 .
- the second step 104 of method 100 may include introducing a minimal amount of acceptor dopant atoms to the diamond lattice to create ion tracks.
- the creation of the ion tracks may include creation of a non-critical concentration of vacancies, for example, less than 10 22 /cm 3 for single crystal bulk volume, and a diminution of the resistive pressure capability of the diamond layer 202 .
- second step 104 may include introducing the acceptor dopant atoms using ion implantation at approximately 293 to 298 degrees Kelvin (K) in a low concentration.
- the acceptor dopant atoms may be p-type acceptor dopant atoms.
- the p-type dopant may be, but is not limited to, boron, hydrogen and lithium.
- the minimal amount of acceptor dopant atoms may be such that carbon dangling bonds will interact with the acceptor dopant atoms, but an acceptor level is not formed in the diamond lattice.
- the minimal amount of acceptor dopant atoms of second step 104 may be for example, but is not limited to, approximately 1 ⁇ 10 10 /cm 3 of boron. In other embodiments, the minimal amount of acceptor dopant atoms of second step 104 may be for example, but is not limited to, approximately 5 ⁇ 10 10 /cm 3 of boron and a range of 1 ⁇ 10 8 /cm 3 to 5 ⁇ 10 10 /cm 3 .
- Second step 104 may be accomplished by boron co-doping at room temperature in that created vacancies may be mobile, but boron may take interstitial positioning. The second step 104 may create mobile vacancies for subsequent dopants, in addition to some substitutional positioning.
- second step 104 may be viewed as a ballistic pathway for introduction of larger substitutional dopant atoms (see third step 106 below). Second step 104 may also eliminate the repulsive force (with respect to the substitutional dopant atoms (see step 106 below)) of the carbon dangling bonds in the diamond lattice by energetically favoring interstitial positioning of the acceptor dopant atoms, and altering the local formation energy dynamics of the diamond lattice.
- the third step 106 of method 100 may include introducing the substitutional dopant atoms to the diamond lattice through the ion tracks.
- third step 106 may include introducing the larger substitutional dopant atoms using ion implantation preferably at or below approximately 78 degrees K for energy implantation at less than 500 keV. Implanting below 78 degrees K may allow for the freezing of vacancies and interstitials in the diamond lattice, while maximizing substitutional implantation for the substitutional dopant atoms.
- the larger substitutional dopant atoms may be for example, but is not limited to, phosphorous, nitrogen, sulfur and oxygen.
- the desired ion energy is higher, as local self-annealing may occur, it may be beneficial to use ambient temperature in conjunction with MeV energy implantation. Where the desired ion energy is higher, there may be a higher probability of an incoming ion taking substitutional positioning.
- the larger substitutional dopant atoms may be introduced at a much higher concentration than the acceptor dopant atoms.
- the higher concentration of the larger substitutional dopant atoms may be, but is not limited to, approximately 9.9 ⁇ 10 17 /cm 3 of phosphorous and a range of 8 ⁇ 10 17 to 2 ⁇ 10 18 /cm 3 .
- the existence of the ballistic pathway and minimization of negative repulsive forces acting on the substitutional dopant atoms facilitates the entry of the substitutional dopant atoms into the diamond lattice with minimal additional lattice distortion.
- Ion implantation of the substitutional dopant atoms at or below approximately 78 degrees K provides better impurity positioning, favoring substitutional positioning over interstitial positioning, and also serves to minimize the diamond lattice distortions because fewer vacancies are created per impinging ion.
- ion implantation of step 106 may be performed at 140 keV, at a 6 degree offset to minimize channeling.
- Implant beam energy may be such that dosages overlap in an active implant area approximately 25 nm below the surface so that graphitic lattice relaxation is energetically unfavorable.
- Doping may be performed on a Varian Ion Implantation System with a phosphorus mass 31 singly ionized dopant (i.e., 31P+); a beam current of 0.8 ⁇ A; a beam energy of 140 keV; a beam dose 9.4 ⁇ 10 11 /cm 2 ; an incident angle of 6 degrees; and at a temperature of at or below approximately 78 degrees K.
- the fourth step 108 of method 100 may include subjecting the diamond lattice to rapid thermal annealing.
- the rapid thermal annealing may be done at 1000 degree celsius C. Rapid thermal annealing may restore portions of the diamond lattice that may have been damaged during the second step 104 and the third step 106 and may electrically activate the remaining dopant atoms that may not already be substitutionaly positioned. Higher temperatures at shorter time durations may be more beneficial than low temperature, longer duration anneals, as the damage recovery mechanism may shift during long anneal times at temperatures in excess of 600 C.
- FIG. 3A is a perspective view of a model of a doped diamond thin film wafer 300 , such as may be fabricated by subjecting the intrinsic diamond thin film wafer 200 to method 100 .
- the doped diamond thin film wafer 300 may include a doped diamond layer 302 , the silicon dioxide layer (SiO 2 ) 204 , and the silicon wafer layer 206 .
- FIG. 3B is a model of a doped diamond lattice structure 304 , such as may be the result of subjecting the diamond layer 202 to method 100 .
- the doped diamond lattice structure 304 may include a plurality of carbon atoms 314 , a plurality of phosphorus atoms 306 , and a plurality of vacancies 308 , and a boron atom 312 .
- the method 100 allows for the fabrication of a semiconductor system including a diamond material, such as, but not limited to, the doped diamond thin film wafer 300 , having n-type donor atoms, such as, but not limited to, the plurality of phosphorus atoms 306 , and a diamond lattice, such as, but not limited to, the doped diamond lattice structure 304 , wherein, for example by way of shallow ionization energy, approximately 0.25 eV, 0.16% of the donor atoms contribute conduction electrons with mobility greater than 770 cm2/Vs to the diamond lattice at 100 kPa and 300K.
- a diamond material such as, but not limited to, the doped diamond thin film wafer 300
- n-type donor atoms such as, but not limited to, the plurality of phosphorus atoms 306
- a diamond lattice such as, but not limited to, the doped diamond lattice structure 304
- FIG. 4 shows a block diagram of a second embodiment of the method 400 for fabricating layers within diamond material.
- the first step of method 400 may be the same as the first step 102 of method 100 , which includes selecting a diamond material having a diamond lattice structure.
- the second step 402 of method 400 may include cleaning the diamond material to remove surface contaminants.
- second step 402 may include cleaning the intrinsic diamond thin film wafer 200 (see FIG. 2 ).
- the cleaning may be a strong clean, for example but not limited to, a standard diffusion clean, known to those having skill in the art.
- a diffusion clean includes: applying a 4 : 1 solution of H 2 SO 4 /H 2 O 2 for 10 minutes; applying a solution of H 2 O 2 for 2.5 minutes; applying a 5:1:1 solution of H 2 O/H 2 O 2 /HCL for 10 minutes; applying a solution of H 2 O 2 for 2.5 minutes; and heat spin drying for 5 minutes.
- the third step 404 of method 400 may include subjecting the diamond material to a pre-ion track mask deposition over a first portion of the diamond lattice.
- the pre-ion track mask may protect a first portion of the diamond material during ion implantation.
- the pre-ion track mask deposition may be an aluminum pre-implant mask deposition.
- the pre-ion track mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5 ⁇ 10 ⁇ 3 Torr; and to a thickness of 30 nm.
- the fourth step of method 400 may be the same as the second step 104 of method 100 , which includes introducing a minimal amount of acceptor dopant atoms to the diamond lattice to create ion tracks.
- the fifth step of method 400 may be the same as the third step 106 of method 100 , which includes introducing the substitutional dopant atoms to the diamond lattice through the ion tracks.
- the sixth step 406 of method 400 may include mask etching, cleaning, and annealing the diamond lattice.
- the mask etching may be an aluminum mask etch.
- the mask etching may be a wet etch using aluminum etchant, for example, a Cyantek AL-11 Aluminum etchant mixture or an etchant having a composition of 72% phosphoric acid; 3% acetic acid; 3% nitric acid; 12% water; and 10% surfactant, at a rate of 1 ⁇ m per minute.
- aluminum etchant for example, a Cyantek AL-11 Aluminum etchant mixture or an etchant having a composition of 72% phosphoric acid; 3% acetic acid; 3% nitric acid; 12% water; and 10% surfactant, at a rate of 1 ⁇ m per minute.
- the mask etching of the sixth step 406 may be a blanket etch using reactive ion etching (Ar(35 SCCM)/O 2 (10 SCCM), at V BIAS 576 V, 250 W Power, under pressure of 50 mTorr, for a total etch thickness of 25 nm.
- the Ar/O 2 etch may have a dual function of both etching and polishing/terminating the diamond material surface.
- the same process recipe is later implemented to form device architecture, and define different active and inactive areas of the diamond, as per required by end application use (i.e., MOSFET, diode, LED, etc.).
- Etch masking layer for example a 200 nm thick aluminum deposition, may be formed via standard E-beam evaporation. Etching may be performed on an Oxford System 100 Plasmalab Equipment (Oxford Deep Reactive Ion Etcher).
- the etching conditions may be: RIE Power: 200 W; ICP power: 2000 W; Pressure: 9 mTorr; O 2 flow: 50 sccm; Ar flow: 1 sccm.
- the etching rates may be 155 nm/min for the diamond layer and 34 nm/min for the aluminum masking layer.
- the cleaning of sixth step 406 may be similar to diffusion clean described in the second step 402 .
- the annealing of sixth step 406 may be a rapid thermal annealing to approximately 1000-1150 degrees Celsius under flowing N 2 for approximately 5 minutes and/or the rapid thermal annealing may be performed with an Agilent RTA model AG4108 operating under the settings shown in Table 1.
- the sixth step 406 of method 400 may include subjecting the diamond material to a pre-substitutional mask deposition over a portion of the diamond lattice.
- the pre-substitutional mask deposition may be an aluminum pre-implant mask deposition.
- the pre-substitutional mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5 ⁇ 10 ⁇ 3 Torr; and to a thickness of 30 nm.
- various semiconductor devices are created including P-N junctions and P-i-N junctions.
- FIG. 5A and FIG. 5B show a block diagram of a third embodiment of the method 500 for fabricating layers within diamond material.
- Method 500 provides a process for fabricating n-type layers within diamond semiconductors for a P + -i-N diode.
- the first step of method 500 may be the same as the first step 102 of method 100 , which includes selecting a diamond material having a diamond lattice structure.
- FIG. 6 shows a top view of an exemplary model of a P + -i-N diode 600 that may be fabricated according to method 500 .
- P + -i-N diode 600 may include a lightly doped semiconductor region (i) (for example, see FIG. 8 , 804 ), between a p + -type semiconductor region 608 , and an n-type semiconductor region 606 .
- the method of 500 with SRIM, Stopping and Range of Ions in Matter, modeling provides a path for fabricating P + -i-N diodes that approach theoretical projections.
- the P + -i-N diode 600 may include the lightly doped semiconductor region (i) 804 of a depth of approximately 10 nm, between a p-type semiconductor (for example, see FIG. 8 , 806 ) of a depth of approximately 150 nm, the p + -type semiconductor region 608 of a depth of approximately 100 nm, and the n-type semiconductor region 606 of a depth of approximately 100 nm.
- FIG. 6 also shows a metallic contact/bonding pad 604 for connecting to the p + -type semiconductor region 608 .
- the second step of method 500 may be the same as the second step 402 of method 400 , including cleaning the diamond material to remove surface contaminants.
- the third step 502 of method 500 may include subjecting the diamond material to a pre-P + mask deposition over a non-P + portion of the diamond lattice.
- the pre-P + mask deposition may protect a non-P + portion of the diamond material during P + ion implantation.
- the pre-P + mask deposition may be an aluminum pre-implant mask deposition.
- the pre-ion track mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5 ⁇ 10 ⁇ 3 Torr; and to a thickness of 30 nm.
- the fourth step 504 of method 500 may include a P + layer implant of the diamond material.
- the P + layer implant may be performed with a dopant of 11B + , at a beam current of 0.04 ⁇ A, at a beam energy of 55 keV, with a beam dose of 1 ⁇ 10 20 atoms/cm 2 , at an incident angle of 6 degrees, and at or below approximately 78 degrees K, to create a P + layer of 100 nm.
- the fifth step of method 500 may be the same as the sixth step 406 of method 400 , including mask etching, cleaning, and annealing the diamond material.
- the sixth step 506 of method 500 may include subjecting the diamond material to a pre-P mask deposition over a non-P portion of the diamond lattice.
- the pre-P mask deposition may protect a non-P portion of the diamond material during P ion implantation.
- the pre-P mask deposition may be an aluminum pre-implant mask deposition.
- the pre-P mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5 ⁇ 10 ⁇ 3 Torr; and to a thickness of 30 nm.
- the seventh step 508 of method 500 may include a P layer implant of the diamond material.
- the P layer implant may be performed with a dopant of 11B+, at a beam current of 0.04 ⁇ A, at a beam energy of 55 keV, with a beam dose of 3 ⁇ 10 17 atoms/cm 2 , at an incident angle of 6 degrees, and at or below approximately 78 degrees K, to create a P layer of 150 nm.
- the eighth step of method 500 may be the same as the sixth step 406 of method 400 , including mask etching, cleaning, and annealing the diamond material.
- the ninth step of method 500 may be the same as the third step 404 of method 400 , including subjecting the diamond material to a pre-ion track mask deposition over a first portion of the diamond lattice.
- the tenth step of method 500 may be the same as the second step 104 of method 100 , which includes introducing a minimal amount of acceptor dopant atoms to the diamond lattice to create ion tracks.
- the eleventh step of method 500 may be the same as the third step 106 of method 100 , which includes introducing substitutional dopant atoms to the diamond lattice through the ion tracks.
- the twelfth step of method 500 may be same as the sixth step 406 of method 400 , including mask etching, cleaning, and annealing the diamond material.
- the thirteenth step 510 of method 500 may include a blanket etch.
- the thirteenth step 510 may include a blanket etch in which the surface layer, approximately 25 nm, of the diamond layer 202 is etched off to remove any surface graphitization.
- the fourteenth step 512 of method 500 may include a photolithography/mesa etch to obtain a diamond stack structure, such as that shown in FIG. 6 .
- the fourteenth step 512 may include a diffusion clean and photolithography prior to the mesa etch.
- the fifteenth step 514 of method 500 may include a creating a contact for the top of the stack. Contact to the top of the stack may be achieved by evaporating ITO with 5N purity to a thickness of 200 nm onto the stack through a shadow mask and then performing a liftoff.
- the sixteenth step 516 of method 500 may include annealing.
- the annealing of step 516 may be oven annealing at 420 degrees C. in Ar ambient until ITO transparency is attained, which may be in approximately 2.5 hours.
- the seventeenth step 518 of method 500 may include creating Ohmic contacts.
- the Ohmic contacts may include contacts to the P + layer, for example, the metallic contact/bonding pad 604 , and the n-layer.
- Ti and Au layers may be evaporated through a shadow mask using photolithography. Ti may also function as a diffusion barrier between ITO and Au layers.
- a contact layer thickness of 30 nm may be created for the P + layer.
- a contact layer thickness of 200 nm may be created for the N-layer.
- the diamond cap layer may be removed to expose the newly formed n-type layer to form an electrical contact for device use.
- the step may include polishing the diamond layer while etching, thus minimizing the surface roughness, and electrically terminating (oxygen) the surface of the diamond, a step in semiconductor device fabrication.
- the seventeenth step 518 of method 500 may include a metal furnace annealing. The metal furnace annealing may be performed at 420 degrees celsius for two hours.
- the eighteenth step 520 of method 500 may include wafer surface termination.
- the nineteenth step 522 of method 500 may include wafer surface dicing.
- the twentieth step 524 of method 500 may include packaging. In the twentieth step 524 , portions of the diamond material may be diced, mounted, wire bound and encapsulated in transparent silicone sealant to create 6-pin surface mount device packages.
- FIG. 7 shows a perspective view of a model of an exemplary six-pin surface mount device package 700 that may be fabricated according to the method of FIG. 5A and FIG. 5B .
- the methods disclosed herein may allow for the creation of a number of electrical diamond junctions to serve functions traditionally served by silicon semiconductors. While the application discusses examples in the context of a bipolar diode, those having skill in the art will recognize that the present techniques describe novel genuine n-type diamond material and novel p-type diamond material that may be used in multiple variations of electrical devices and monolithically formed combinations of the variations, including FETs and other switches, digital and analog, and light emitting bodies, and are not limited to the specific implementations shown herein. The various preferred embodiments need not necessarily be separate from each other and can be combined.
- FIG. 8 shows a schematic diagram of a P + -i-N diode test condition setup 802 .
- a P + -i-N diode such as a P + -i-N diode 600 fabricated according to method 500 , may be tested according to the P + -i-N diode test condition setup 802 .
- FIG. 9 shows a block diagram of an embodiment of a method 900 for etching diamond material.
- Impurities in the diamond layer 202 may effect the uniformity, rate of the etching, and chemical reactivity.
- Inductive coupled plasma RIE ICP-RIE
- ICP-RIE may allow for polished diamond surfaces with lithographic patterning required for semiconductor devices and electronic isolation of exposed etched areas. ICP-RIE may result in reduced process time and reduce the complexity of the semiconductor process line.
- the first step of method 900 may be the same as the first step 102 of method 100 , which includes selecting a diamond material having a diamond lattice structure.
- the second step of method 900 may be the same as the second step 402 of method 400 , which includes cleaning the diamond material to remove surface contaminants.
- the third step 902 of method 900 may include mask deposition.
- the mask deposition may include the application of a patterned or uniformly deposited mask comprised of photoresist or metallic elements such as, but not limited to, aluminum.
- Aluminum may provide desirous properties as etch activity of the diamond material may be equal or better than 5.8 times the aluminum layer.
- the fourth step 904 of method 900 may include mask etching.
- Etching may be performed on a number of systems, such as but not limited to Oxford systems. Etching may be performed using an Oxford System 100 Plasmalab Equipment (Oxford Deep Reactive Ion Etcher).
- the etching conditions may be: RIE Power: 200 W; ICP power: 2000 W; Pressure: 9 mTorr; O 2 flow: 50 sccm; Ar flow: 1 sccm.
- the etching rates may be 620 nm/min.
- etching conditions may be: RIE Power: 150 W and ICP power: 250 W, for etching rates of approximately 60 nm/min.
- the duration of the etch may be confirmed by visual characterization of surface features through optical micrograph. In some embodiments, the etching duration for nanocrystalline and microcrystalline film may be 20 seconds.
- FIG. 10 shows a block diagram of an embodiment of a method 1000 for forming Ohmic contacts to diamond material.
- the first step of method 1000 may be the same as the first step 102 of method 100 , which includes selecting a diamond material having a diamond lattice structure.
- the diamond material may be formed upon a metal substrate, such as, but not limited to, tungsten.
- the diamond material of step 102 may include a diamond band gap.
- the second step of method 1000 may be the same as the second step 402 of method 400 , which includes cleaning the diamond material to remove surface contaminants.
- the third step 1002 of method 1000 may include terminating the diamond surface.
- Terminating the diamond surface may include electrically isolating the diamond surface through methods such as, but not limited to, hydrogen termination and oxygen termination, in order to pin the surface states.
- the fourth step 1004 of method 1000 may include creating a pattern on the diamond surface.
- Creating a pattern on the diamond surface may include lithography techniques such as but not limited to photoresist and other masking techniques.
- the fifth step 1006 of method 1000 may include performing evaporation techniques.
- Evaporation techniques may include forming circuit element configurations by evaporating contact metals upon the diamond surface.
- the contact metal selected may be based upon the relative band gap positioning or work function requirements.
- the metal may be selected to maximize the operation of the desired device based upon a comparison of the relative Fermi positioning of the metal ahead of contact with the diamond surface, and the band structure of the proposed contact, such as for Ohmic or Schottky contact.
- the metal may be comprised of gold, silver, aluminum, palladium, copper, tungsten, titanium, and polysilicon.
- the metal may a transparent metal, such as but not limited to, indium-tin-oxide and fluorine-tin-oxide. In the case of transparent metals alloyed with single metal gold, a titanium layer may be deposited before the gold layer, where titanium may act as a diffusion barrier.
- performing evaporation techniques may include applying a metal carbide interfacial metal between the diamond surface and other contact metal, such as but not limited to, titanium, silicon, and tin.
- the sixth step 1008 of method 1000 may include performing liftoff techniques.
- Liftoff techniques may include stripping the diamond surface of the masking material.
- the seventh step 1010 of method 1000 may include annealing.
- the annealing of step 1010 may be oven annealing at 350 degrees C. for greater than 45 minutes per 300 nm thickness under flowing nitrogen gas.
- FIG. 11 shows a block diagram of an embodiment of a method 1100 for forming Schottky type contacts to diamond material.
- the first step of method 1100 may be the same as the first step 102 of method 100 , which includes selecting a diamond material having a diamond lattice structure.
- the second step of method 1100 may be the same as the second step 402 of method 400 , which includes cleaning the diamond material to remove surface contaminants.
- the third step of method 1100 may be the same as the third step 1002 of method 1000 , which includes terminating the diamond surface.
- the fourth step 1102 of method 1100 may include masking the diamond surface.
- Masking the diamond surface may include placing a shadow mask upon the diamond surface.
- mask the diamond surface may be accomplished in the same manner as the fourth step 1004 of method 1000 .
- the fifth step 1104 of method 1100 may include a vapor deposition of metal upon the diamond surface.
- the fifth step may be performed using a sputtering tool known to those having skill in the art.
- Additional embodiments of methods for forming contacts to diamond surfaces may include degeneratively doping the diamond material where the band gap is minimized prior to application of the metal contact. Such alternative embodiments may provide for improved heat transfer and electron transfer characteristics. Further embodiments may include providing a dielectric material interface layer to restrict current flow.
- the systems and fabrication methods described herein provide a number of new and useful technologies, including novel n-type and novel p-type diamond semiconducting materials and devices, and methods for fabricating novel n-type and novel p-type diamond semiconducting materials and devices.
- novel fabrication methods include, but are not limited to, those for creating, etching, and metalizing (Schottky and Ohmic) genuine quality n-type diamond material; creating Integrated Circuits (ICs) and device drivers from diamond based power elements.
- the novel devices include, but are not limited to, n-type diamond semiconductors that are at least partially activated at room temperature—i.e., the device material has sufficient carrier concentration to activate and participate in conduction; n-type diamond with high electron mobility; n-type diamond which has both high carrier mobility and high carrier concentration—without requiring a high temperature (above room temperature) or the presence of a high electrical field; an n-type diamond semiconductor with an estimated electron mobility in excess of 1,000 cm 2 /Vs and a carrier concentration of approximately 1 ⁇ 10 16 electrons/cm 3 at room/ambient temperature; a bipolar diamond semiconductor device; devices with p-type and n-type regions on a single diamond wafer; diamond diode devices; bipolar diamond semiconductor devices carrying high current without necessitating either a high temperature or the presence of a strong electrical field; bipolar diamond semiconductor devices which can carry a one milliamp current while at room temperature and in the presence of a 0.28V electrical field; an n-type diamond material on polycrystalline diamond; a
- this n-type and novel p-type diamond semiconducting material is constructed using polycrystalline diamond having less than a micrometer size grain and with doped thin film layers having sizes on the order of less than 900 nm.
- the techniques for forming said diamond material may be used on diamond films with diamond grain boundaries that are nearly atomic abrupt, such that uniformity of electrical performance may be maintained, while enabling the ability to form thin-film features from said material.
- metal contacts attached to the diamond semiconducting material, including the n-type material. Said metal contacts attach to the diamond material and continue to have good/ohmic conductivity (e.g., displaying high linearity).
- Metal contacts may refer to either or both metals (e.g., Au, Ag, Al, Ti, Pd, Pt, etc.) or transparent metals (e.g., indium tin oxide, fluoride tin oxide, etc.), as warranted by desired application use.
- FIG. 12 shows a block diagram of an embodiment of a method 1200 for forming monolithically integrated circuits from diamond semiconductor materials.
- the method 1200 may include a first step 1202 of selecting a substrate material.
- the substrate material of method 1200 may include, but is not limited to, silicon oxide materials, SiO 2 , fused silica, quartz, sapphire, gallium nitride (GaN), gallium arsenide (GaAs), and refractory metals.
- the substrate materials may include carbon-carbon bonding allows integration with other materials such as SiC, Graphene, Carbon Nano Tubes (CNT), as well single crystal, polycrystalline diamond materials, and combinations of the materials mentioned and other materials known to those having skill in the art.
- First step 1202 may form, for example, a substrate material layer 1306 (See FIG. 13 ).
- the method 1200 may include a second step 1204 of seeding a surface of the substrate material.
- the substrate material may be seeded with a nanocrystalline diamond solution mixture.
- the surface of the substrate may be ultrasonically roughened so as to facilitate a uniform and strong cohesion of growth diamond material.
- the seeding of the substrate material surface of second step 1204 may help form, for example and in part, a layer boundary 1308 (See FIG. 13 ).
- the method 1200 may include a third step 1206 of forming a diamond layer upon the surface of the substrate material.
- the diamond layer may be formed by depositing diamond materials utilizing chemical vapor deposition (CVD) techniques such as, but not limited to, hot filament and microwave plasma.
- CVD chemical vapor deposition
- MPCVD microwave plasma chemical vapor deposition
- Third step 1206 may form, for example, an intrinsic diamond layer 1304 (See FIG. 13 ).
- the method 1200 may include a fourth step 1208 of forming semiconductor diamond layers.
- the fourth step 1208 may include fabrication steps such as those steps described in regard to methods 100 and 400 .
- Fourth step 1208 may form, for example, a doped diamond layer 1302 (See FIG. 13 ).
- the method 1200 may include a fifth step 1210 of forming semiconductor devices.
- the semiconductor devices may include, but are not limited to diodes, transistors, resistors, etc.
- the fifth step 1210 may include fabrication steps such as those steps described in regard to method 500 .
- FIG. 13 is a perspective view of a model of a doped diamond thin film wafer 1300 , such as may be fabricated by according to the method 1200 for forming monolithically integrated circuits from diamond semiconductor materials.
- the doped diamond thin film wafer 1300 may include the doped diamond layer 1302 , the intrinsic diamond layer 1304 , and the substrate material layer 1306 . Also shown is the layer boundary 1308 and a layer boundary 1310 .
- a doped diamond thin film wafer fabricated according to the method 1200 may provide beneficial thermal conductivity properties and crystal quality.
- Raman spectra data has shown that such a diamond signature peak at 1332 cm ⁇ 1 may be substantially increased while disadvantageous graphitic conditions may be decreased around the G-Band at approximately 1575 cm ⁇ 1 .
- These advantageous features may permit new application capabilities, such as passive diamond layers on processed silicon logic chips, in which high power heat elements may be monolithically integrated with a heat spreading diamond material layer, such as intrinsic diamond layer 1304 .
- FIG. 14 shows a schematic diagram of a P + -i-N diode device 1400 .
- a P + -i-N diode device such as a P + -i-N diode device 1400 , may be fabricated, in part, according to method 1200 .
- P + -i-N diode device 1400 may include a lightly doped semiconductor region (i) 1404 between a p + -type semiconductor region 1408 , and an n-type semiconductor region 1402 .
- FIG. 14 also shows a p-type semiconductor 1406 and a metallic contact/bonding pad 1412 for connecting to the p + -type semiconductor region 1408 .
- the P + -i-N diode device 1400 components may be formed on a substrate 1410 base.
- P + -i-N diode device 1400 may be employed in devices such as, but not limited to, current controlled resistor applications such as power attenuating and signal attenuation, as well in optoelectronic applications such as sensors and LEDs where diamond materials may be used to form UV LED elements. In such LED devices, within a typical LED voltage operating range, both sufficient current density and current levels may be obtained conducive to device performance demands with desired luminous efficacy.
- devices such as P + -i-N diode device 1400 may be utilized to form device driver elements monolithically formed on sapphire substrates, where the sapphire may be formed into LED elements thereby allowing a monolithically formed LED with driver on chip beneficial to higher temperature operating environments.
- FIG. 15 shows a block diagram of an embodiment of a method 1500 for forming monolithically integrated circuit devices from diamond semiconductor materials.
- the steps provided in regard to method 1500 may also be employed, in part, to fabricate devices such as P + -i-N diode device 1400 .
- the method 1500 may include a first step 1502 of depositing an aluminum pre-implant mask upon a diamond layer, for example, the diamond layer that may be formed after step 1208 of method 1200 .
- the method 1500 may include a second step 1504 of performing an implant.
- the method 1500 may include a third step 1506 of mask etching and annealing which may repair crystalline damage and activate the semiconductor layer, for example, the doped diamond layer 1302 .
- the etching of method 1500 may be, for example, by the steps described in regard to method 900 .
- the method 1500 may include a fourth step 1508 of depositing an aluminum pre-implant mask.
- the method 1500 may include a fifth step 1510 of performing an implant.
- the method 1500 may include a sixth step 1512 of mask etching and annealing which may again repair crystalline damage.
- the method 1500 may include a seventh step 1514 of depositing an aluminum pre-implant mask.
- the method 1500 may include an eighth step 1516 of performing an implant.
- the method 1500 may include a ninth step 1518 of mask etching and annealing which may again repair crystalline damage.
- the method 1500 may include a tenth step 1520 in which the desired device may be further defined through lithography and further etching.
- the method 1500 may include a twelfth step 1522 in which the contacts are created, for example by the steps described in regard to methods 1000 and 1100 .
- FIG. 16 shows a schematic diagram of a NAND logic gate 1600 that may be formed, in part, by the methods disclosed herein.
- signals 1602 and 1604 may be input into CMOS gate elements 1606 to produce a logic output at 1608 .
- the voltage and/or current may be dynamically controlled via monolithically formed diamond element.
- thin semiconductor diamond material may be formed via low temperature deposition on processed silicon device elements, where diamond semiconductor elements may be integrated in both passive and active circuit elements.
- FIG. 17 shows a block diagram of an embodiment of a method 1700 for forming a transistor element, for example transistor element 1800 (see FIG. 18 ), from diamond semiconductor materials.
- the first step of method 1700 may be the same as the first step 1202 of method 1200 , which includes selecting a substrate material, for example substrate material 1306 .
- the second step of method 1700 may be the same as the third step 1206 of method 1200 , which includes forming a diamond layer upon the substrate materials, for example, intrinsic diamond layer 1304 .
- the method 1700 may include a third step 1702 of applying an acid clean and an implant mask.
- Third step 1702 may include applying cleaners known in the art, such as Pirahna, such that dangling bonds may be substantially removed and such that crystal smoothness is attained.
- the fourth step of method 1700 may be the same as the fourth step 1208 of method 1200 , which includes fabricating layers within diamond materials.
- the method 1700 may include a fifth step 1704 of etching the diamond surface to again remove dangling bonds and improve crystal smoothness.
- the method 1700 may include a sixth step 1706 of forming a channel, a source, a drain, and a gate region, for example through further etching.
- the channel may be include, for example, graphene and CNT that may provide increased electron mobility and improved electronic characteristics.
- the method 1700 may include a seventh step 1708 of forming contacts for the source and the drain.
- the method 1700 may include an eighth step 1710 of forming a gate dielectric region.
- Dielectric materials may include aluminum oxide and polysilicon materials.
- the method 1700 may include a ninth step 1712 of forming a gate metallic contact, for example aluminum gate contacts.
- the steps described in method 1700 may be used to form devices such as microwave devices, logic devices and power conditioning devices, all of which may be formed monolithically using diamond semiconductor materials.
- FIG. 18 is a model of a transistor 1800 that may be fabricator according to the method of FIG. 17 .
- a transistor such as transistor 1800 , may be fabricated, in part, according to method 1700 .
- Transistor 1800 may include an intrinsic diamond and substrate layer 1802 , a channel layer 1804 , a source 1806 , a drain 1808 , a source contact 1810 , and drain contact 1812 , a gate dielectric 1814 and a gate contact 1816 .
Abstract
Disclosed herein is a new and improved system and method for fabricating monolithically integrated diamond semiconductor. The method may include the steps of seeding the surface of a substrate material, forming a diamond layer upon the surface of the substrate material; and forming a semiconductor layer within the diamond layer, wherein the diamond semiconductor of the semiconductor layer has n-type donor atoms and a diamond lattice, wherein the donor atoms contribute conduction electrons with mobility greater than 770 cm2/Vs to the diamond lattice at 100 kPa and 300K, and wherein the n-type donor atoms are introduced to the lattice through ion tracks.
Description
- This application claims the benefit of U.S. Provisional Application No. 61/583,841, filed Jan. 6, 2012; and is a continuation of U.S. application Ser. No. 13/734,986, filed Jan. 6, 2013.
- 1. Field
- This invention is generally related to semiconductor fabrication methods, and more particularly to a method for fabricating diamond semiconductors.
- 2. Background
- Diamond possesses favorable theoretical semiconductor performance characteristics. However, practical diamond based semiconductor device applications remain limited. One issue that has limited the development of practical diamond based semiconductors is the difficulty of fabricating quality n-type layers in diamonds. While attempts have been made to improve n-type diamond fabrication based on limiting the concentration of vacancy created defects, the difficulties associated with fabricating quality n-type layers in diamond has yet to be sufficiently resolved. Deficiencies in known diamond fabrication technology include those related to formation of high power circuit elements for monolithic system level integration. Therefore, there is a need for a new and improved system and method for fabricating diamond semiconductors, including n-type layers within diamond semiconductors for high power circuit elements for monolithic system level integration.
- Disclosed herein is a new and improved system and method for fabricating diamond semiconductors. In accordance with one aspect of the approach, a method of fabricating monolithically integrated diamond semiconductor. The method may include the steps of seeding the surface of a substrate material, forming a diamond layer upon the surface of the substrate material; and forming a semiconductor layer within the diamond layer, wherein the diamond semiconductor of the semiconductor layer has n-type donor atoms and a diamond lattice, wherein at least 0.16% of the donor atoms contribute conduction electrons with mobility greater than 770 cm2/Vs to the diamond lattice at 100 kPa and 300K.
- Other systems, methods, aspects, features, embodiments and advantages of the system and method for fabricating diamond semiconductors disclosed herein will be, or will become, apparent to one having ordinary skill in the art upon examination of the following drawings and detailed description. It is intended that all such additional systems, methods, aspects, features, embodiments and advantages be included within this description, and be within the scope of the accompanying claims.
- It is to be understood that the drawings are solely for purpose of illustration. Furthermore, the components in the figures are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the system disclosed herein. In the figures, like reference numerals designate corresponding parts throughout the different views.
-
FIG. 1 is a block diagram of a first embodiment of the method for fabricating diamond semiconductors. -
FIG. 2A is a perspective view of a prior art model of an intrinsic diamond thin film wafer upon which the method ofFIG. 1 may be practiced. -
FIG. 2B is a prior art model of an intrinsic diamond lattice structure of the diamond ofFIG. 2A . -
FIG. 3A is a perspective view of an exemplary model of a doped diamond thin film wafer such as may be fabricated by practicing the method ofFIG. 1 upon the intrinsic diamond thin film wafer ofFIG. 2 . -
FIG. 3B is a model of a doped diamond lattice structure of the doped diamond thin film wafer ofFIG. 3A . -
FIG. 4 is a block diagram of a second embodiment of the method for fabricating diamond semiconductors. -
FIG. 5A andFIG. 5B are a block diagram of a third embodiment of the method for fabricating diamond semiconductors. -
FIG. 6 is a top view of an exemplary P+-i-N diode model that may be fabricated according to the method ofFIG. 5A andFIG. 5B . -
FIG. 7 is a perspective view of a model of an exemplary six-pin surface mount device package that may be fabricated according to the method ofFIG. 5A andFIG. 5B . -
FIG. 8 shows a schematic diagram of a diode test condition setup, such as may be employed with the diode model ofFIG. 6 . -
FIG. 9 is a graphical illustration of the threshold voltage performance characteristics of a diode that may be fabricated according to the method ofFIG. 5A andFIG. 5B . -
FIG. 10 shows a block diagram of an embodiment of a method for forming Ohmic contacts to diamond material. -
FIG. 11 shows a block diagram of an embodiment of a method for forming Schottky type contacts to diamond material. -
FIG. 12 is a block diagram of a method for forming monolithically integrated circuits from diamond semiconductor materials. -
FIG. 13 is a perspective view of a model of a doped diamond thin film wafer, such as may be fabricated by according to the method ofFIG. 12 . -
FIG. 14 is a schematic diagram of a P+-i-N diode device that may be fabricated according to the method ofFIG. 12 . -
FIG. 15 is a block diagram of a method for forming monolithically integrated circuit devices from diamond semiconductor materials. -
FIG. 16 is a schematic diagram of a NAND logic gate that may be formed by the methods disclosed. -
FIG. 17 is a block diagram of a method for forming a transistor element from diamond semiconductor materials. -
FIG. 18 is a model of a transistor that may be fabricated according to the method ofFIG. 17 . - The following detailed description, which references to and incorporates the drawings, describes and illustrates one or more specific embodiments. These embodiments, offered not to limit but only to exemplify and teach, are shown and described in sufficient detail to enable those skilled in the art to practice what is claimed. Thus, for the sake of brevity, the description may omit certain information known to those of skill in the art.
-
FIG. 1 shows a block diagram of a first embodiment of the method 100 for fabricating layers within diamond material. The method 100 may include afirst step 102 of selecting a diamond material having a diamond lattice structure. The diamond material is intrinsic diamond. Intrinsic diamond is diamond that has not been intentionally doped. Doping may introduce impurities for the purpose of giving the diamond material electrical characteristics, such as, but not limited to, n-type characteristics and p-type characteristics. The diamond material may be a single crystal or polycrystalline diamond. -
FIG. 2A is a perspective view of a model of an intrinsic diamondthin film wafer 200. Though not limited to any particular diamond material, in one embodiment, the diamond material of method 100 is the intrinsic diamondthin film wafer 200. The intrinsic diamondthin film wafer 200 may include adiamond layer 202, a silicon dioxide layer (SiO2) 204, and asilicon wafer layer 206.Diamond layer 202 may be, but is not limited to, ultrananocrystalline diamond. The intrinsic diamondthin film wafer 200 may be 100 mm in diameter. Thediamond layer 202 may be a 1 μm polycrystalline diamond having a grain size of approximately 200-300 nm. The silicon dioxide layer (SiO2) 204 may be approximately 1 μm. Thesilicon wafer layer 206 may be approximately 500 μm Si, such as Aqua 100 available from Advanced Diamond Technologies, Inc. Thefirst step 102 of method 100 may include selecting a variety of diamond base materials such as, but not limited to, theexemplary diamond layer 202 of intrinsic diamondthin film wafer 200. -
FIG. 2B is a model of an intrinsicdiamond lattice structure 210, such as, but not limited to, an intrinsic diamond lattice structure ofdiamond layer 202. The intrinsicdiamond lattice structure 210 may include a plurality ofcarbon atoms 212. The intrinsicdiamond lattice structure 210 is known to those having skill in the art. In the model, the intrinsicdiamond lattice structure 210 is shown defect free and all of the atoms shown arecarbon atoms 212. - The
second step 104 of method 100 may include introducing a minimal amount of acceptor dopant atoms to the diamond lattice to create ion tracks. The creation of the ion tracks may include creation of a non-critical concentration of vacancies, for example, less than 1022/cm3 for single crystal bulk volume, and a diminution of the resistive pressure capability of thediamond layer 202. For example,second step 104 may include introducing the acceptor dopant atoms using ion implantation at approximately 293 to 298 degrees Kelvin (K) in a low concentration. The acceptor dopant atoms may be p-type acceptor dopant atoms. The p-type dopant may be, but is not limited to, boron, hydrogen and lithium. The minimal amount of acceptor dopant atoms may be such that carbon dangling bonds will interact with the acceptor dopant atoms, but an acceptor level is not formed in the diamond lattice. - The minimal amount of acceptor dopant atoms of
second step 104 may be for example, but is not limited to, approximately 1×1010/cm3 of boron. In other embodiments, the minimal amount of acceptor dopant atoms ofsecond step 104 may be for example, but is not limited to, approximately 5×1010/cm3 of boron and a range of 1×108/cm3 to 5×1010/cm3.Second step 104 may be accomplished by boron co-doping at room temperature in that created vacancies may be mobile, but boron may take interstitial positioning. Thesecond step 104 may create mobile vacancies for subsequent dopants, in addition to some substitutional positioning. - The ion tracks of
second step 104 may be viewed as a ballistic pathway for introduction of larger substitutional dopant atoms (seethird step 106 below).Second step 104 may also eliminate the repulsive force (with respect to the substitutional dopant atoms (seestep 106 below)) of the carbon dangling bonds in the diamond lattice by energetically favoring interstitial positioning of the acceptor dopant atoms, and altering the local formation energy dynamics of the diamond lattice. - The
third step 106 of method 100 may include introducing the substitutional dopant atoms to the diamond lattice through the ion tracks. For example,third step 106 may include introducing the larger substitutional dopant atoms using ion implantation preferably at or below approximately 78 degrees K for energy implantation at less than 500 keV. Implanting below 78 degrees K may allow for the freezing of vacancies and interstitials in the diamond lattice, while maximizing substitutional implantation for the substitutional dopant atoms. The larger substitutional dopant atoms may be for example, but is not limited to, phosphorous, nitrogen, sulfur and oxygen. - For implantation where the desired ion energy is higher, as local self-annealing may occur, it may be beneficial to use ambient temperature in conjunction with MeV energy implantation. Where the desired ion energy is higher, there may be a higher probability of an incoming ion taking substitutional positioning.
- The larger substitutional dopant atoms may be introduced at a much higher concentration than the acceptor dopant atoms. The higher concentration of the larger substitutional dopant atoms may be, but is not limited to, approximately 9.9×1017/cm3 of phosphorous and a range of 8×1017 to 2×1018/cm3.
- In
third step 106, the existence of the ballistic pathway and minimization of negative repulsive forces acting on the substitutional dopant atoms facilitates the entry of the substitutional dopant atoms into the diamond lattice with minimal additional lattice distortion. Ion implantation of the substitutional dopant atoms at or below approximately 78 degrees K provides better impurity positioning, favoring substitutional positioning over interstitial positioning, and also serves to minimize the diamond lattice distortions because fewer vacancies are created per impinging ion. - In one embodiment, ion implantation of
step 106 may be performed at 140 keV, at a 6 degree offset to minimize channeling. Implant beam energy may be such that dosages overlap in an active implant area approximately 25 nm below the surface so that graphitic lattice relaxation is energetically unfavorable. Doping may be performed on a Varian Ion Implantation System with a phosphorus mass 31 singly ionized dopant (i.e., 31P+); a beam current of 0.8 μA; a beam energy of 140 keV; a beam dose 9.4×1011/cm2; an incident angle of 6 degrees; and at a temperature of at or below approximately 78 degrees K. - The
fourth step 108 of method 100 may include subjecting the diamond lattice to rapid thermal annealing. The rapid thermal annealing may be done at 1000 degree celsius C. Rapid thermal annealing may restore portions of the diamond lattice that may have been damaged during thesecond step 104 and thethird step 106 and may electrically activate the remaining dopant atoms that may not already be substitutionaly positioned. Higher temperatures at shorter time durations may be more beneficial than low temperature, longer duration anneals, as the damage recovery mechanism may shift during long anneal times at temperatures in excess of 600 C. -
FIG. 3A is a perspective view of a model of a doped diamondthin film wafer 300, such as may be fabricated by subjecting the intrinsic diamondthin film wafer 200 to method 100. The doped diamondthin film wafer 300 may include a dopeddiamond layer 302, the silicon dioxide layer (SiO2) 204, and thesilicon wafer layer 206. -
FIG. 3B is a model of a dopeddiamond lattice structure 304, such as may be the result of subjecting thediamond layer 202 to method 100. The dopeddiamond lattice structure 304 may include a plurality ofcarbon atoms 314, a plurality ofphosphorus atoms 306, and a plurality ofvacancies 308, and aboron atom 312. - The method 100 allows for the fabrication of a semiconductor system including a diamond material, such as, but not limited to, the doped diamond
thin film wafer 300, having n-type donor atoms, such as, but not limited to, the plurality ofphosphorus atoms 306, and a diamond lattice, such as, but not limited to, the dopeddiamond lattice structure 304, wherein, for example by way of shallow ionization energy, approximately 0.25 eV, 0.16% of the donor atoms contribute conduction electrons with mobility greater than 770 cm2/Vs to the diamond lattice at 100 kPa and 300K. -
FIG. 4 shows a block diagram of a second embodiment of themethod 400 for fabricating layers within diamond material. The first step ofmethod 400 may be the same as thefirst step 102 of method 100, which includes selecting a diamond material having a diamond lattice structure. - The
second step 402 ofmethod 400 may include cleaning the diamond material to remove surface contaminants. For example,second step 402 may include cleaning the intrinsic diamond thin film wafer 200 (seeFIG. 2 ). The cleaning may be a strong clean, for example but not limited to, a standard diffusion clean, known to those having skill in the art. One example, of such a diffusion clean includes: applying a 4:1 solution of H2SO4/H2O2 for 10 minutes; applying a solution of H2O2 for 2.5 minutes; applying a 5:1:1 solution of H2O/H2O2/HCL for 10 minutes; applying a solution of H2O2 for 2.5 minutes; and heat spin drying for 5 minutes. - The
third step 404 ofmethod 400 may include subjecting the diamond material to a pre-ion track mask deposition over a first portion of the diamond lattice. The pre-ion track mask may protect a first portion of the diamond material during ion implantation. The pre-ion track mask deposition may be an aluminum pre-implant mask deposition. The pre-ion track mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5×10−3 Torr; and to a thickness of 30 nm. - The fourth step of
method 400 may be the same as thesecond step 104 of method 100, which includes introducing a minimal amount of acceptor dopant atoms to the diamond lattice to create ion tracks. - The fifth step of
method 400 may be the same as thethird step 106 of method 100, which includes introducing the substitutional dopant atoms to the diamond lattice through the ion tracks. - The
sixth step 406 ofmethod 400 may include mask etching, cleaning, and annealing the diamond lattice. The mask etching may be an aluminum mask etch. The mask etching may be a wet etch using aluminum etchant, for example, a Cyantek AL-11 Aluminum etchant mixture or an etchant having a composition of 72% phosphoric acid; 3% acetic acid; 3% nitric acid; 12% water; and 10% surfactant, at a rate of 1 μm per minute. After the aluminum is removed visually, which may take approximately 30 seconds, the wafers may be run under de-ionized water for sixty seconds and dried via pressurized air gun. - In other embodiments, the mask etching of the
sixth step 406 may be a blanket etch using reactive ion etching (Ar(35 SCCM)/O2 (10 SCCM), at VBIAS 576 V, 250 W Power, under pressure of 50 mTorr, for a total etch thickness of 25 nm. The Ar/O2 etch may have a dual function of both etching and polishing/terminating the diamond material surface. In addition to initial etching, the same process recipe is later implemented to form device architecture, and define different active and inactive areas of the diamond, as per required by end application use (i.e., MOSFET, diode, LED, etc.). Etch masking layer, for example a 200 nm thick aluminum deposition, may be formed via standard E-beam evaporation. Etching may be performed on an Oxford System 100 Plasmalab Equipment (Oxford Deep Reactive Ion Etcher). The etching conditions may be: RIE Power: 200 W; ICP power: 2000 W; Pressure: 9 mTorr; O2 flow: 50 sccm; Ar flow: 1 sccm. The etching rates may be 155 nm/min for the diamond layer and 34 nm/min for the aluminum masking layer. - The cleaning of
sixth step 406 may be similar to diffusion clean described in thesecond step 402. The annealing ofsixth step 406 may be a rapid thermal annealing to approximately 1000-1150 degrees Celsius under flowing N2 for approximately 5 minutes and/or the rapid thermal annealing may be performed with an Agilent RTA model AG4108 operating under the settings shown in Table 1. -
TABLE 1 Command Time(s)/Intensity (%) Temperature Gas Flow Delay 20_s N/A 10 SLPM N2 Delay 5 s N/A 7 SLPM N2 Inin 8% 25° C. 4 SLPM N2 Ramp 10 s 650° C. 4 SLPM N2 Steady 15 s 650° C. 4 SLPM N2 Ramp 10 s 900° C. 4 SLPM N2 Steady 55 s 950° C. 4 SLPM N2 Ramp 30 s 650° C. 7 SLPM N2 Delay 15 s N/A 7 SLPM N2 - The
sixth step 406 ofmethod 400 may include subjecting the diamond material to a pre-substitutional mask deposition over a portion of the diamond lattice. The pre-substitutional mask deposition may be an aluminum pre-implant mask deposition. The pre-substitutional mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5×10−3 Torr; and to a thickness of 30 nm. - For some applications, it may be beneficial to differentially dope different parts of the same diamond wafer, for example, to create p-type and n-type regions. In embodiments, various semiconductor devices are created including P-N junctions and P-i-N junctions.
-
FIG. 5A andFIG. 5B show a block diagram of a third embodiment of themethod 500 for fabricating layers within diamond material.Method 500 provides a process for fabricating n-type layers within diamond semiconductors for a P+-i-N diode. The first step ofmethod 500 may be the same as thefirst step 102 of method 100, which includes selecting a diamond material having a diamond lattice structure. -
FIG. 6 shows a top view of an exemplary model of a P+-i-N diode 600 that may be fabricated according tomethod 500. P+-i-N diode 600 may include a lightly doped semiconductor region (i) (for example, seeFIG. 8 , 804), between a p+-type semiconductor region 608, and an n-type semiconductor region 606. The method of 500 with SRIM, Stopping and Range of Ions in Matter, modeling provides a path for fabricating P+-i-N diodes that approach theoretical projections. In one embodiment, the P+-i-N diode 600 may include the lightly doped semiconductor region (i) 804 of a depth of approximately 10 nm, between a p-type semiconductor (for example, seeFIG. 8 , 806) of a depth of approximately 150 nm, the p+-type semiconductor region 608 of a depth of approximately 100 nm, and the n-type semiconductor region 606 of a depth of approximately 100 nm.FIG. 6 also shows a metallic contact/bonding pad 604 for connecting to the p+-type semiconductor region 608. - The second step of
method 500 may be the same as thesecond step 402 ofmethod 400, including cleaning the diamond material to remove surface contaminants. - The
third step 502 ofmethod 500 may include subjecting the diamond material to a pre-P+ mask deposition over a non-P+ portion of the diamond lattice. The pre-P+ mask deposition may protect a non-P+ portion of the diamond material during P+ ion implantation. The pre-P+ mask deposition may be an aluminum pre-implant mask deposition. The pre-ion track mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5×10−3 Torr; and to a thickness of 30 nm. - The
fourth step 504 ofmethod 500 may include a P+ layer implant of the diamond material. The P+ layer implant may be performed with a dopant of 11B+, at a beam current of 0.04 μA, at a beam energy of 55 keV, with a beam dose of 1×1020 atoms/cm2, at an incident angle of 6 degrees, and at or below approximately 78 degrees K, to create a P+ layer of 100 nm. - The fifth step of
method 500 may be the same as thesixth step 406 ofmethod 400, including mask etching, cleaning, and annealing the diamond material. - The
sixth step 506 ofmethod 500 may include subjecting the diamond material to a pre-P mask deposition over a non-P portion of the diamond lattice. The pre-P mask deposition may protect a non-P portion of the diamond material during P ion implantation. The pre-P mask deposition may be an aluminum pre-implant mask deposition. The pre-P mask deposition may be performed using a Gryphon Metal Sputter System using aluminum of 99.99999% (6N) purity, with a deposition time of 21-24 seconds, at a power of 7.5 kW, a pressure: 2.5×10−3 Torr; and to a thickness of 30 nm. - The
seventh step 508 ofmethod 500 may include a P layer implant of the diamond material. The P layer implant may be performed with a dopant of 11B+, at a beam current of 0.04 μA, at a beam energy of 55 keV, with a beam dose of 3×1017 atoms/cm2, at an incident angle of 6 degrees, and at or below approximately 78 degrees K, to create a P layer of 150 nm. - The eighth step of
method 500 may be the same as thesixth step 406 ofmethod 400, including mask etching, cleaning, and annealing the diamond material. - The ninth step of
method 500 may be the same as thethird step 404 ofmethod 400, including subjecting the diamond material to a pre-ion track mask deposition over a first portion of the diamond lattice. - The tenth step of
method 500 may be the same as thesecond step 104 of method 100, which includes introducing a minimal amount of acceptor dopant atoms to the diamond lattice to create ion tracks. - The eleventh step of
method 500 may be the same as thethird step 106 of method 100, which includes introducing substitutional dopant atoms to the diamond lattice through the ion tracks. - The twelfth step of
method 500 may be same as thesixth step 406 ofmethod 400, including mask etching, cleaning, and annealing the diamond material. - The
thirteenth step 510 ofmethod 500 may include a blanket etch. Thethirteenth step 510 may include a blanket etch in which the surface layer, approximately 25 nm, of thediamond layer 202 is etched off to remove any surface graphitization. - The
fourteenth step 512 ofmethod 500 may include a photolithography/mesa etch to obtain a diamond stack structure, such as that shown inFIG. 6 . Thefourteenth step 512 may include a diffusion clean and photolithography prior to the mesa etch. - The
fifteenth step 514 ofmethod 500 may include a creating a contact for the top of the stack. Contact to the top of the stack may be achieved by evaporating ITO with 5N purity to a thickness of 200 nm onto the stack through a shadow mask and then performing a liftoff. - The sixteenth step 516 of
method 500 may include annealing. The annealing of step 516 may be oven annealing at 420 degrees C. in Ar ambient until ITO transparency is attained, which may be in approximately 2.5 hours. - The seventeenth step 518 of
method 500 may include creating Ohmic contacts. The Ohmic contacts may include contacts to the P+ layer, for example, the metallic contact/bonding pad 604, and the n-layer. As wire bonding may be difficult with a small contact area, Ti and Au layers may be evaporated through a shadow mask using photolithography. Ti may also function as a diffusion barrier between ITO and Au layers. A contact layer thickness of 30 nm may be created for the P+ layer. A contact layer thickness of 200 nm may be created for the N-layer. In one embodiment, the diamond cap layer may be removed to expose the newly formed n-type layer to form an electrical contact for device use. The step may include polishing the diamond layer while etching, thus minimizing the surface roughness, and electrically terminating (oxygen) the surface of the diamond, a step in semiconductor device fabrication. In some embodiments, there is a further step of forming metal contacts on the diamond so that the diamond may function as a component part of an electronic device. The seventeenth step 518 ofmethod 500 may include a metal furnace annealing. The metal furnace annealing may be performed at 420 degrees celsius for two hours. - The
eighteenth step 520 ofmethod 500 may include wafer surface termination. The nineteenth step 522 ofmethod 500 may include wafer surface dicing. Thetwentieth step 524 ofmethod 500 may include packaging. In thetwentieth step 524, portions of the diamond material may be diced, mounted, wire bound and encapsulated in transparent silicone sealant to create 6-pin surface mount device packages. -
FIG. 7 shows a perspective view of a model of an exemplary six-pin surfacemount device package 700 that may be fabricated according to the method ofFIG. 5A andFIG. 5B . - The methods disclosed herein may allow for the creation of a number of electrical diamond junctions to serve functions traditionally served by silicon semiconductors. While the application discusses examples in the context of a bipolar diode, those having skill in the art will recognize that the present techniques describe novel genuine n-type diamond material and novel p-type diamond material that may be used in multiple variations of electrical devices and monolithically formed combinations of the variations, including FETs and other switches, digital and analog, and light emitting bodies, and are not limited to the specific implementations shown herein. The various preferred embodiments need not necessarily be separate from each other and can be combined.
-
FIG. 8 shows a schematic diagram of a P+-i-N diodetest condition setup 802. A P+-i-N diode, such as a P+-i-N diode 600 fabricated according tomethod 500, may be tested according to the P+-i-N diodetest condition setup 802. -
FIG. 9 shows a block diagram of an embodiment of amethod 900 for etching diamond material. Impurities in thediamond layer 202 may effect the uniformity, rate of the etching, and chemical reactivity. Inductive coupled plasma RIE (ICP-RIE) may allow for polished diamond surfaces with lithographic patterning required for semiconductor devices and electronic isolation of exposed etched areas. ICP-RIE may result in reduced process time and reduce the complexity of the semiconductor process line. - The first step of
method 900 may be the same as thefirst step 102 of method 100, which includes selecting a diamond material having a diamond lattice structure. The second step ofmethod 900 may be the same as thesecond step 402 ofmethod 400, which includes cleaning the diamond material to remove surface contaminants. - The
third step 902 ofmethod 900 may include mask deposition. The mask deposition may include the application of a patterned or uniformly deposited mask comprised of photoresist or metallic elements such as, but not limited to, aluminum. Aluminum may provide desirous properties as etch activity of the diamond material may be equal or better than 5.8 times the aluminum layer. - The
fourth step 904 ofmethod 900 may include mask etching. Etching may be performed on a number of systems, such as but not limited to Oxford systems. Etching may be performed using an Oxford System 100 Plasmalab Equipment (Oxford Deep Reactive Ion Etcher). The etching conditions may be: RIE Power: 200 W; ICP power: 2000 W; Pressure: 9 mTorr; O2 flow: 50 sccm; Ar flow: 1 sccm. The etching rates may be 620 nm/min. - In other embodiments, for example embodiments that may be used for removing diamond surface graphitization, such as carbon dangling bonds, etching conditions may be: RIE Power: 150 W and ICP power: 250 W, for etching rates of approximately 60 nm/min. The duration of the etch may be confirmed by visual characterization of surface features through optical micrograph. In some embodiments, the etching duration for nanocrystalline and microcrystalline film may be 20 seconds.
-
FIG. 10 shows a block diagram of an embodiment of amethod 1000 for forming Ohmic contacts to diamond material. The first step ofmethod 1000 may be the same as thefirst step 102 of method 100, which includes selecting a diamond material having a diamond lattice structure. In some embodiments, the diamond material may be formed upon a metal substrate, such as, but not limited to, tungsten. In some embodiments, the diamond material ofstep 102 may include a diamond band gap. The second step ofmethod 1000 may be the same as thesecond step 402 ofmethod 400, which includes cleaning the diamond material to remove surface contaminants. - The
third step 1002 ofmethod 1000 may include terminating the diamond surface. Terminating the diamond surface may include electrically isolating the diamond surface through methods such as, but not limited to, hydrogen termination and oxygen termination, in order to pin the surface states. - The
fourth step 1004 ofmethod 1000 may include creating a pattern on the diamond surface. Creating a pattern on the diamond surface may include lithography techniques such as but not limited to photoresist and other masking techniques. - The
fifth step 1006 ofmethod 1000 may include performing evaporation techniques. Evaporation techniques may include forming circuit element configurations by evaporating contact metals upon the diamond surface. - The contact metal selected may be based upon the relative band gap positioning or work function requirements. The metal may be selected to maximize the operation of the desired device based upon a comparison of the relative Fermi positioning of the metal ahead of contact with the diamond surface, and the band structure of the proposed contact, such as for Ohmic or Schottky contact. In some embodiments, the metal may be comprised of gold, silver, aluminum, palladium, copper, tungsten, titanium, and polysilicon. In some embodiments, the metal may a transparent metal, such as but not limited to, indium-tin-oxide and fluorine-tin-oxide. In the case of transparent metals alloyed with single metal gold, a titanium layer may be deposited before the gold layer, where titanium may act as a diffusion barrier.
- In some embodiments, such as those in requiring greater bond strength, such as wire bonding, performing evaporation techniques may include applying a metal carbide interfacial metal between the diamond surface and other contact metal, such as but not limited to, titanium, silicon, and tin.
- The sixth step 1008 of
method 1000 may include performing liftoff techniques. Liftoff techniques may include stripping the diamond surface of the masking material. - The
seventh step 1010 ofmethod 1000 may include annealing. The annealing ofstep 1010 may be oven annealing at 350 degrees C. for greater than 45 minutes per 300 nm thickness under flowing nitrogen gas. -
FIG. 11 shows a block diagram of an embodiment of amethod 1100 for forming Schottky type contacts to diamond material. The first step ofmethod 1100 may be the same as thefirst step 102 of method 100, which includes selecting a diamond material having a diamond lattice structure. The second step ofmethod 1100 may be the same as thesecond step 402 ofmethod 400, which includes cleaning the diamond material to remove surface contaminants. The third step ofmethod 1100 may be the same as thethird step 1002 ofmethod 1000, which includes terminating the diamond surface. - The fourth step 1102 of
method 1100 may include masking the diamond surface. Masking the diamond surface may include placing a shadow mask upon the diamond surface. In some embodiments, mask the diamond surface may be accomplished in the same manner as thefourth step 1004 ofmethod 1000. - The fifth step 1104 of
method 1100 may include a vapor deposition of metal upon the diamond surface. The fifth step may be performed using a sputtering tool known to those having skill in the art. - Additional embodiments of methods for forming contacts to diamond surfaces may include degeneratively doping the diamond material where the band gap is minimized prior to application of the metal contact. Such alternative embodiments may provide for improved heat transfer and electron transfer characteristics. Further embodiments may include providing a dielectric material interface layer to restrict current flow.
- The systems and fabrication methods described herein provide a number of new and useful technologies, including novel n-type and novel p-type diamond semiconducting materials and devices, and methods for fabricating novel n-type and novel p-type diamond semiconducting materials and devices.
- The novel fabrication methods include, but are not limited to, those for creating, etching, and metalizing (Schottky and Ohmic) genuine quality n-type diamond material; creating Integrated Circuits (ICs) and device drivers from diamond based power elements.
- The novel devices include, but are not limited to, n-type diamond semiconductors that are at least partially activated at room temperature—i.e., the device material has sufficient carrier concentration to activate and participate in conduction; n-type diamond with high electron mobility; n-type diamond which has both high carrier mobility and high carrier concentration—without requiring a high temperature (above room temperature) or the presence of a high electrical field; an n-type diamond semiconductor with an estimated electron mobility in excess of 1,000 cm2/Vs and a carrier concentration of approximately 1×1016 electrons/cm3 at room/ambient temperature; a bipolar diamond semiconductor device; devices with p-type and n-type regions on a single diamond wafer; diamond diode devices; bipolar diamond semiconductor devices carrying high current without necessitating either a high temperature or the presence of a strong electrical field; bipolar diamond semiconductor devices which can carry a one milliamp current while at room temperature and in the presence of a 0.28V electrical field; an n-type diamond material on polycrystalline diamond; a low cost thin film polycrystalline diamond-on-silicon carrier; diamond semiconductors on other carrier types (e.g., Fused Silica, Quartz, Sapphire, Silicon Oxide or other Oxides, etc.); a diamond power RF attenuator, a polycrystalline diamond power RF attenuator chip, a polycrystalline diamond power RF attenuator device; a diamond light emitting diode or/laser diode (LED); monolithically integrate diamond based logic drivers with high power elements (e.g., LED) on the same chip; n-type diamond material which is stable in the presence of oxygen (i.e., if a non-negligible amount of oxygen is present on the surface (such as when the wafer is on open air) the n-type semiconductor's conductivity and performance continue).
- In some embodiments, this n-type and novel p-type diamond semiconducting material is constructed using polycrystalline diamond having less than a micrometer size grain and with doped thin film layers having sizes on the order of less than 900 nm. The techniques for forming said diamond material may be used on diamond films with diamond grain boundaries that are nearly atomic abrupt, such that uniformity of electrical performance may be maintained, while enabling the ability to form thin-film features from said material.
- Another aspect of the invention is the ability to create metal contacts attached to the diamond semiconducting material, including the n-type material. Said metal contacts attach to the diamond material and continue to have good/ohmic conductivity (e.g., displaying high linearity). Metal contacts may refer to either or both metals (e.g., Au, Ag, Al, Ti, Pd, Pt, etc.) or transparent metals (e.g., indium tin oxide, fluoride tin oxide, etc.), as warranted by desired application use.
-
FIG. 12 shows a block diagram of an embodiment of amethod 1200 for forming monolithically integrated circuits from diamond semiconductor materials. Themethod 1200 may include afirst step 1202 of selecting a substrate material. The substrate material ofmethod 1200 may include, but is not limited to, silicon oxide materials, SiO2, fused silica, quartz, sapphire, gallium nitride (GaN), gallium arsenide (GaAs), and refractory metals. In addition, the substrate materials may include carbon-carbon bonding allows integration with other materials such as SiC, Graphene, Carbon Nano Tubes (CNT), as well single crystal, polycrystalline diamond materials, and combinations of the materials mentioned and other materials known to those having skill in the art.First step 1202 may form, for example, a substrate material layer 1306 (SeeFIG. 13 ). - The
method 1200 may include asecond step 1204 of seeding a surface of the substrate material. The substrate material may be seeded with a nanocrystalline diamond solution mixture. In one embodiment, the surface of the substrate may be ultrasonically roughened so as to facilitate a uniform and strong cohesion of growth diamond material. The seeding of the substrate material surface ofsecond step 1204 may help form, for example and in part, a layer boundary 1308 (SeeFIG. 13 ). - The
method 1200 may include athird step 1206 of forming a diamond layer upon the surface of the substrate material. The diamond layer may be formed by depositing diamond materials utilizing chemical vapor deposition (CVD) techniques such as, but not limited to, hot filament and microwave plasma. In one embodiment, the microwave plasma chemical vapor deposition (MPCVD) is utilized at low growth temperatures (i.e., less than 450 degrees C.) such that high quality crystallinity may be attained while simultaneously maintaining integration with processed substrate materials where the substrate materials may be highly temperature sensitive.Third step 1206 may form, for example, an intrinsic diamond layer 1304 (SeeFIG. 13 ). - The
method 1200 may include afourth step 1208 of forming semiconductor diamond layers. Thefourth step 1208 may include fabrication steps such as those steps described in regard tomethods 100 and 400.Fourth step 1208 may form, for example, a doped diamond layer 1302 (SeeFIG. 13 ). - The
method 1200 may include afifth step 1210 of forming semiconductor devices. The semiconductor devices may include, but are not limited to diodes, transistors, resistors, etc. Thefifth step 1210 may include fabrication steps such as those steps described in regard tomethod 500. -
FIG. 13 is a perspective view of a model of a doped diamondthin film wafer 1300, such as may be fabricated by according to themethod 1200 for forming monolithically integrated circuits from diamond semiconductor materials. The doped diamondthin film wafer 1300 may include the dopeddiamond layer 1302, theintrinsic diamond layer 1304, and thesubstrate material layer 1306. Also shown is thelayer boundary 1308 and alayer boundary 1310. - A doped diamond thin film wafer fabricated according to the
method 1200, such as doped diamondthin film wafer 1300, may provide beneficial thermal conductivity properties and crystal quality. For example, Raman spectra data has shown that such a diamond signature peak at 1332 cm−1 may be substantially increased while disadvantageous graphitic conditions may be decreased around the G-Band at approximately 1575 cm−1. These advantageous features may permit new application capabilities, such as passive diamond layers on processed silicon logic chips, in which high power heat elements may be monolithically integrated with a heat spreading diamond material layer, such asintrinsic diamond layer 1304. -
FIG. 14 shows a schematic diagram of a P+-i-N diode device 1400. A P+-i-N diode device, such as a P+-i-N diode device 1400, may be fabricated, in part, according tomethod 1200. P+-i-N diode device 1400 may include a lightly doped semiconductor region (i) 1404 between a p+-type semiconductor region 1408, and an n-type semiconductor region 1402.FIG. 14 also shows a p-type semiconductor 1406 and a metallic contact/bonding pad 1412 for connecting to the p+-type semiconductor region 1408. The P+-i-N diode device 1400 components may be formed on asubstrate 1410 base. - Devices such as P+-
i-N diode device 1400 may be employed in devices such as, but not limited to, current controlled resistor applications such as power attenuating and signal attenuation, as well in optoelectronic applications such as sensors and LEDs where diamond materials may be used to form UV LED elements. In such LED devices, within a typical LED voltage operating range, both sufficient current density and current levels may be obtained conducive to device performance demands with desired luminous efficacy. In addition, devices such as P+-i-N diode device 1400 may be utilized to form device driver elements monolithically formed on sapphire substrates, where the sapphire may be formed into LED elements thereby allowing a monolithically formed LED with driver on chip beneficial to higher temperature operating environments. -
FIG. 15 shows a block diagram of an embodiment of amethod 1500 for forming monolithically integrated circuit devices from diamond semiconductor materials. The steps provided in regard tomethod 1500 may also be employed, in part, to fabricate devices such as P+-i-N diode device 1400. Themethod 1500 may include afirst step 1502 of depositing an aluminum pre-implant mask upon a diamond layer, for example, the diamond layer that may be formed afterstep 1208 ofmethod 1200. - The
method 1500 may include asecond step 1504 of performing an implant. Themethod 1500 may include athird step 1506 of mask etching and annealing which may repair crystalline damage and activate the semiconductor layer, for example, the dopeddiamond layer 1302. The etching ofmethod 1500 may be, for example, by the steps described in regard tomethod 900. Themethod 1500 may include afourth step 1508 of depositing an aluminum pre-implant mask. Themethod 1500 may include afifth step 1510 of performing an implant. Themethod 1500 may include asixth step 1512 of mask etching and annealing which may again repair crystalline damage. Themethod 1500 may include aseventh step 1514 of depositing an aluminum pre-implant mask. Themethod 1500 may include aneighth step 1516 of performing an implant. Themethod 1500 may include aninth step 1518 of mask etching and annealing which may again repair crystalline damage. Themethod 1500 may include atenth step 1520 in which the desired device may be further defined through lithography and further etching. Themethod 1500 may include atwelfth step 1522 in which the contacts are created, for example by the steps described in regard tomethods -
FIG. 16 shows a schematic diagram of aNAND logic gate 1600 that may be formed, in part, by the methods disclosed herein. In NAND logic gate, signals 1602 and 1604 may be input intoCMOS gate elements 1606 to produce a logic output at 1608. InNAND logic gate 1600, the voltage and/or current may be dynamically controlled via monolithically formed diamond element. For example, thin semiconductor diamond material may be formed via low temperature deposition on processed silicon device elements, where diamond semiconductor elements may be integrated in both passive and active circuit elements. -
FIG. 17 shows a block diagram of an embodiment of amethod 1700 for forming a transistor element, for example transistor element 1800 (seeFIG. 18 ), from diamond semiconductor materials. The first step ofmethod 1700 may be the same as thefirst step 1202 ofmethod 1200, which includes selecting a substrate material, forexample substrate material 1306. The second step ofmethod 1700 may be the same as thethird step 1206 ofmethod 1200, which includes forming a diamond layer upon the substrate materials, for example,intrinsic diamond layer 1304. Themethod 1700 may include athird step 1702 of applying an acid clean and an implant mask.Third step 1702 may include applying cleaners known in the art, such as Pirahna, such that dangling bonds may be substantially removed and such that crystal smoothness is attained. - The fourth step of
method 1700 may be the same as thefourth step 1208 ofmethod 1200, which includes fabricating layers within diamond materials. Themethod 1700 may include afifth step 1704 of etching the diamond surface to again remove dangling bonds and improve crystal smoothness. Themethod 1700 may include asixth step 1706 of forming a channel, a source, a drain, and a gate region, for example through further etching. In some embodiments, the channel may be include, for example, graphene and CNT that may provide increased electron mobility and improved electronic characteristics. Themethod 1700 may include aseventh step 1708 of forming contacts for the source and the drain. Themethod 1700 may include aneighth step 1710 of forming a gate dielectric region. Dielectric materials may include aluminum oxide and polysilicon materials. Themethod 1700 may include aninth step 1712 of forming a gate metallic contact, for example aluminum gate contacts. In addition to transistors as described, the steps described inmethod 1700 may be used to form devices such as microwave devices, logic devices and power conditioning devices, all of which may be formed monolithically using diamond semiconductor materials. -
FIG. 18 is a model of atransistor 1800 that may be fabricator according to the method ofFIG. 17 . A transistor, such astransistor 1800, may be fabricated, in part, according tomethod 1700.Transistor 1800 may include an intrinsic diamond andsubstrate layer 1802, achannel layer 1804, asource 1806, adrain 1808, asource contact 1810, anddrain contact 1812, agate dielectric 1814 and agate contact 1816. - The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any embodiment or variant described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments or variants. All of the embodiments and variants described in this description are exemplary embodiments and variants provided to enable persons skilled in the art to make and use the invention, and not necessarily to limit the scope of legal protection afforded the appended claims.
- The above description of the disclosed embodiments is provided to enable any person skilled in the art to make or use that which is defined by the appended claims. The following claims are not intended to be limited to the disclosed embodiments. Other embodiments and modifications will readily occur to those of ordinary skill in the art in view of these teachings. Therefore, the following claims are intended to cover all such embodiments and modifications when viewed in conjunction with the above specification and accompanying drawings.
Claims (10)
1. A method of fabricating a monolithically integrated diamond semiconductor, the method including the steps of:
seeding the surface of a substrate material;
forming a diamond layer upon the surface of the substrate material; and
forming a semiconductor layer within the diamond layer,
wherein the diamond semiconductor of the semiconductor layer has n-type donor atoms and a diamond lattice, wherein the n-type donor atoms contribute conduction electrons with mobility greater than 770 cm2/Vs to the diamond lattice at 100 kPa and 300K, and wherein the n-type donor atoms are introduced to the lattice through ion tracks.
2. The method of fabricating a monolithically integrated diamond semiconductor of claim 1 , wherein the substrate material is selected from the group consisting of silicon, silicon oxide, refractory metal, glass, and wide band gap semiconductor material.
3. The method of fabricating a monolithically integrated diamond semiconductor of claim 1 , wherein the diamond layer is formed using chemical vapor deposition.
4. The method of fabricating a monolithically integrated diamond semiconductor of claim 1 , wherein the diamond layer is formed at or below 450 degrees Celsius.
5. A monolithically integrated diamond semiconductor device formed according to the method of claim 1 .
6. The monolithically integrated diamond semiconductor device of claim 5 , wherein the device is one of a group consisting of an LED, an attenuator, an amplifier, a switch, and a sensor.
7. The monolithically integrated diamond semiconductor device of claim 5 , wherein the device includes logic elements.
8. The monolithically integrated diamond semiconductor device of claim 7 , wherein the device is one of a group consisting of a transistor and a diode.
9. (canceled)
10. The method of fabricating a monolithically integrated diamond semiconductor of claim 1 , wherein the diamond semiconductor of the semiconductor layer has a concentration between 8×1017/cm3 and 2×1018/cm3 of the n-type donor atoms.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/615,311 US20150155160A1 (en) | 2012-01-06 | 2015-02-05 | Diamond Semiconductor System and Method |
US15/406,546 US10546749B2 (en) | 2012-01-06 | 2017-01-13 | Diamond semiconductor system and method |
US16/773,891 US11107684B2 (en) | 2012-01-06 | 2020-01-27 | Diamond semiconductor system and method |
US17/410,427 US11837472B2 (en) | 2012-01-06 | 2021-08-24 | Diamond semiconductor system and method |
US18/498,756 US20240063021A1 (en) | 2012-01-06 | 2023-10-31 | Diamond Semiconductor System And Method |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261583841P | 2012-01-06 | 2012-01-06 | |
US13/734,986 US20130175546A1 (en) | 2012-01-06 | 2013-01-06 | Diamond Semiconductor System and Method |
US14/615,311 US20150155160A1 (en) | 2012-01-06 | 2015-02-05 | Diamond Semiconductor System and Method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/734,986 Continuation US20130175546A1 (en) | 2012-01-06 | 2013-01-06 | Diamond Semiconductor System and Method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/406,546 Continuation US10546749B2 (en) | 2012-01-06 | 2017-01-13 | Diamond semiconductor system and method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150155160A1 true US20150155160A1 (en) | 2015-06-04 |
Family
ID=48743314
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/734,986 Abandoned US20130175546A1 (en) | 2012-01-06 | 2013-01-06 | Diamond Semiconductor System and Method |
US14/615,311 Abandoned US20150155160A1 (en) | 2012-01-06 | 2015-02-05 | Diamond Semiconductor System and Method |
US15/406,546 Active 2033-08-07 US10546749B2 (en) | 2012-01-06 | 2017-01-13 | Diamond semiconductor system and method |
US16/773,891 Active US11107684B2 (en) | 2012-01-06 | 2020-01-27 | Diamond semiconductor system and method |
US17/410,427 Active US11837472B2 (en) | 2012-01-06 | 2021-08-24 | Diamond semiconductor system and method |
US18/498,756 Pending US20240063021A1 (en) | 2012-01-06 | 2023-10-31 | Diamond Semiconductor System And Method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/734,986 Abandoned US20130175546A1 (en) | 2012-01-06 | 2013-01-06 | Diamond Semiconductor System and Method |
Family Applications After (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/406,546 Active 2033-08-07 US10546749B2 (en) | 2012-01-06 | 2017-01-13 | Diamond semiconductor system and method |
US16/773,891 Active US11107684B2 (en) | 2012-01-06 | 2020-01-27 | Diamond semiconductor system and method |
US17/410,427 Active US11837472B2 (en) | 2012-01-06 | 2021-08-24 | Diamond semiconductor system and method |
US18/498,756 Pending US20240063021A1 (en) | 2012-01-06 | 2023-10-31 | Diamond Semiconductor System And Method |
Country Status (3)
Country | Link |
---|---|
US (6) | US20130175546A1 (en) |
TW (3) | TWI615943B (en) |
WO (1) | WO2013103929A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021142206A1 (en) * | 2020-01-08 | 2021-07-15 | The Board Of Trustees Of The Leland Stanford Junior University. | Methods and apparatuses involving diamond growth on gan |
US11961837B2 (en) | 2022-01-07 | 2024-04-16 | The Board Of Trustees Of The Leland Stanford Junior University | Semiconductor apparatuses and methods involving diamond and GaN-based FET structures |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7951632B1 (en) * | 2005-01-26 | 2011-05-31 | University Of Central Florida | Optical device and method of making |
WO2013103929A1 (en) * | 2012-01-06 | 2013-07-11 | Akhan Technologies, Inc. | Diamond semiconductor system and method |
GB201301560D0 (en) * | 2013-01-29 | 2013-03-13 | Element Six Ltd | Synthetic Diamond Heat Spreaders |
GB201319117D0 (en) * | 2013-10-30 | 2013-12-11 | Element Six Technologies Us Corp | Semiconductor device structures comprising polycrystalline CVD Diamond with improved near-substrate thermal conductivity |
US20150295134A1 (en) * | 2014-04-09 | 2015-10-15 | Adam Khan | Transparent electronic system and method |
US9382625B2 (en) * | 2014-05-01 | 2016-07-05 | Applied Materials, Inc. | Remote plasma source based cyclic CVD process for nanocrystalline diamond deposition |
US9475690B2 (en) * | 2014-05-20 | 2016-10-25 | Uchicago Argonne, Llc | Low-stress doped ultrananocrystalline diamond |
TWI656575B (en) * | 2014-09-03 | 2019-04-11 | 美商應用材料股份有限公司 | Nanocrystalline diamond carbon film for 3D NAND hard mask applications |
EP3682047A4 (en) * | 2017-09-18 | 2021-06-23 | The Trustees of Princeton University | Synthetic engineered diamond materials with spin impurities and methods of making the same |
EP3556454A1 (en) | 2018-04-16 | 2019-10-23 | IMEC vzw | Formation of diamond membranes |
CN110697861A (en) * | 2019-11-13 | 2020-01-17 | 孙晓阳 | Active photolytic microcrystal and preparation method thereof |
CN113224200B (en) * | 2021-05-08 | 2022-11-04 | 西北核技术研究所 | Gallium nitride semiconductor radiation detector, preparation method thereof and detection equipment |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5051785A (en) * | 1989-06-22 | 1991-09-24 | Advanced Technology Materials, Inc. | N-type semiconducting diamond, and method of making the same |
US20040182308A1 (en) * | 2000-06-15 | 2004-09-23 | De Beers Industrial Diamonds (Proprietary) Limited | Thick single crystal diamond layer method for making it and gemstones produced from the layer |
US20060060864A1 (en) * | 2004-09-13 | 2006-03-23 | The University Of Chicago | All diamond self-aligned thin film transistor |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4071833B2 (en) * | 1993-09-10 | 2008-04-02 | 住友電気工業株式会社 | Diamond semiconductor device |
JP3568394B2 (en) * | 1998-07-07 | 2004-09-22 | 独立行政法人 科学技術振興機構 | Method for synthesizing low-resistance n-type diamond |
KR100525792B1 (en) * | 1999-03-26 | 2005-11-03 | 도꾸리쯔교세이호징 가가꾸 기쥬쯔 신꼬 기꼬 | N-type semiconductor diamond and its fabrication method |
US20080193366A1 (en) * | 2005-02-03 | 2008-08-14 | National Institue Of Advanced Industrial Science And Technology | Film of N Type (100) Oriented Single Crystal Diamond Semiconductor Doped with Phosphorous Atoms, and a Method of Producing the Same |
GB0508889D0 (en) * | 2005-04-29 | 2005-06-08 | Element Six Ltd | Diamond transistor and method of manufacture thereof |
WO2013103929A1 (en) * | 2012-01-06 | 2013-07-11 | Akhan Technologies, Inc. | Diamond semiconductor system and method |
-
2013
- 2013-01-06 WO PCT/US2013/020433 patent/WO2013103929A1/en active Application Filing
- 2013-01-06 US US13/734,986 patent/US20130175546A1/en not_active Abandoned
- 2013-01-07 TW TW102100462A patent/TWI615943B/en active
- 2013-01-07 TW TW108120900A patent/TWI711153B/en active
- 2013-01-07 TW TW106141996A patent/TWI672795B/en active
-
2015
- 2015-02-05 US US14/615,311 patent/US20150155160A1/en not_active Abandoned
-
2017
- 2017-01-13 US US15/406,546 patent/US10546749B2/en active Active
-
2020
- 2020-01-27 US US16/773,891 patent/US11107684B2/en active Active
-
2021
- 2021-08-24 US US17/410,427 patent/US11837472B2/en active Active
-
2023
- 2023-10-31 US US18/498,756 patent/US20240063021A1/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5051785A (en) * | 1989-06-22 | 1991-09-24 | Advanced Technology Materials, Inc. | N-type semiconducting diamond, and method of making the same |
US20040182308A1 (en) * | 2000-06-15 | 2004-09-23 | De Beers Industrial Diamonds (Proprietary) Limited | Thick single crystal diamond layer method for making it and gemstones produced from the layer |
US20060060864A1 (en) * | 2004-09-13 | 2006-03-23 | The University Of Chicago | All diamond self-aligned thin film transistor |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021142206A1 (en) * | 2020-01-08 | 2021-07-15 | The Board Of Trustees Of The Leland Stanford Junior University. | Methods and apparatuses involving diamond growth on gan |
US11961837B2 (en) | 2022-01-07 | 2024-04-16 | The Board Of Trustees Of The Leland Stanford Junior University | Semiconductor apparatuses and methods involving diamond and GaN-based FET structures |
Also Published As
Publication number | Publication date |
---|---|
TWI615943B (en) | 2018-02-21 |
TW201342574A (en) | 2013-10-16 |
TWI672795B (en) | 2019-09-21 |
US20170236713A1 (en) | 2017-08-17 |
US20130175546A1 (en) | 2013-07-11 |
WO2013103929A1 (en) | 2013-07-11 |
TWI711153B (en) | 2020-11-21 |
US20240063021A1 (en) | 2024-02-22 |
US20200266067A1 (en) | 2020-08-20 |
TW201937693A (en) | 2019-09-16 |
US11107684B2 (en) | 2021-08-31 |
US20210384032A1 (en) | 2021-12-09 |
TW201830661A (en) | 2018-08-16 |
US10546749B2 (en) | 2020-01-28 |
US11837472B2 (en) | 2023-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11107684B2 (en) | Diamond semiconductor system and method | |
US11915934B2 (en) | Diamond semiconductor system and method | |
US11784048B2 (en) | Diamond semiconductor system and method | |
JP2014527715A5 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |