US20150145587A1 - High frequency semiconductor switch circuit and high frequency radio system including same - Google Patents
High frequency semiconductor switch circuit and high frequency radio system including same Download PDFInfo
- Publication number
- US20150145587A1 US20150145587A1 US14/612,195 US201514612195A US2015145587A1 US 20150145587 A1 US20150145587 A1 US 20150145587A1 US 201514612195 A US201514612195 A US 201514612195A US 2015145587 A1 US2015145587 A1 US 2015145587A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- circuit
- input
- path switching
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/689—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors with galvanic isolation between the control circuit and the output circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6877—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the control circuit comprising active elements different from those used in the output circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
- H04B1/44—Transmit/receive switching
- H04B1/48—Transmit/receive switching in circuits for connecting transmitter and receiver to a common transmission path, e.g. by energy of transmitter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/06—Modifications for ensuring a fully conducting state
- H03K2017/066—Maximizing the OFF-resistance instead of minimizing the ON-resistance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0054—Gating switches, e.g. pass gates
Definitions
- the present disclosure relates to high-frequency semiconductor switch circuits for use in radio communication apparatuses having a small size, light weight, and low power consumption, such as a mobile telephone, etc., and high-frequency radio systems including such a high-frequency semiconductor switch circuit.
- Mobile communication apparatuses typified by a mobile telephone, require a high-frequency semiconductor switch circuit having a small size and low power consumption in order to switch high-frequency signal transmission paths, e.g., switch the antenna between transmission and reception.
- a high-frequency semiconductor switch circuit may include a gallium arsenide field effect transistor (GaAsFET), which has good high-frequency characteristics and low power consumption, as a switching element.
- GaAsFET gallium arsenide field effect transistor
- MOSFET metal oxide semiconductor field effect transistor
- a high-frequency semiconductor switch circuit in which a path switching FET is provided between a common input/output terminal and each of a plurality of separate input/output terminals.
- a path switching FET is provided between a common input/output terminal and each of a plurality of separate input/output terminals.
- the use of only single path switching FETs in a high-frequency semiconductor switch circuit causes a problem that it is difficult to improve isolation characteristics without an increase in insertion loss.
- a path switching FET and a shunt FET are separated from each other by a capacitor, and therefore, can be controlled using separate voltages.
- each of the path switching FET and the shunt FET are controlled using a high voltage (e.g., 2.5 V) or a low voltage (0 V). Therefore, when a large amplitude signal (e.g., 2 Vpp) is input to the common input/output terminal, the voltage of a FET in the off state ranges from 1.5 V to 3.5 V, where the center is 2.5 V, and therefore, the breakdown voltage (e.g., a maximum rated voltage of 2.7 V) is exceeded.
- a high voltage e.g., 2.5 V
- a low voltage e.g. 2 Vpp
- the present disclosure describes implementations of a high-frequency semiconductor switch circuit which solves the above problems, i.e., the increase in chip size and the degradation in insertion loss in an on-state path, and is not limited by the breakdown voltage of a FET.
- the present disclosure also describes implementations of a high-frequency semiconductor switch circuit which ensures isolation in multiband applications to provide high performance.
- An example high-frequency semiconductor switch circuit includes one common input/output terminal, two or more separate input/output terminals, and two or more control terminals corresponding to the separate input/output terminals, two or more path switching FET blocks, one block being provided between the common input/output terminal and each of the two or more separate input/output terminals, one or more shunt FET blocks, one block being provided between the ground and each of at least one of the two or more separate input/output terminals, a direct-current blocking capacitor provided at both ends of each of the two or more path switching FET blocks, a direct-current blocking capacitor provided at both ends of each of the one or more shunt FET blocks, and a source bias resistor provided for each of the two or more path switching FET blocks and for each of the one or more shunt FET blocks.
- a control voltage input to each of the two or more control terminals is applied to the gate of a corresponding one of the two or more path switching FET blocks so that at least one of high-frequency signal paths between the common input/output terminal and the respective separate input/output terminals is caused to be in the conducting state while the other high-frequency signal paths are caused to be in the non-conducting state.
- a control voltage which is an inverted version of a voltage input to each of the two or more control terminals is applied to the gate of a corresponding one of the one or more shunt FET blocks.
- a control voltage which has an inverted polarity and a smaller absolute value compared to a voltage input to each of the two or more control terminals is applied to the source or drain of a corresponding one of the two or more path switching FET blocks.
- a control voltage which has a non-inverted polarity and a smaller absolute value compared to a voltage input to each of the two or more control terminals is applied to the source or drain of a corresponding one of the one or more shunt FET blocks.
- a high-performance high-frequency semiconductor switch circuit which has a small size and low power consumption, and has a high breakdown voltage while maintaining good characteristics, such as low insertion loss and high isolation.
- FIG. 1 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a first embodiment of the present disclosure.
- FIG. 2 is a circuit diagram showing an example configuration of a power supply circuit of FIG. 1 .
- FIG. 3 is a diagram showing a control logic table for the high-frequency semiconductor switch circuit of FIG. 1 .
- FIG. 4 is a circuit diagram showing a first variation of the high-frequency semiconductor switch circuit of FIG. 1 .
- FIG. 5 is a circuit diagram showing a second variation of the high-frequency semiconductor switch circuit of FIG. 1 .
- FIG. 6 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a second embodiment of the present disclosure.
- FIG. 7 is a schematic diagram showing an example configuration of a high-frequency radio system according to a third embodiment of the present disclosure which includes a high-frequency semiconductor switch circuit according to the present disclosure.
- FIG. 1 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a first embodiment of the present disclosure.
- the high-frequency semiconductor switch circuit of FIG. 1 includes a common input/output terminal 101 , and two separate input/output terminals 102 and 103 .
- a series circuit including a direct-current blocking capacitor 131 , a path switching FET 121 , and a direct-current blocking capacitor 132 is connected between the common input/output terminal 101 and one ( 102 ) of the separate input/output terminals.
- a series circuit including a direct-current blocking capacitor 135 , a path switching FET 122 , and a direct-current blocking capacitor 136 is connected between the common input/output terminal 101 and the other separate input/output terminal ( 103 ).
- a direct-current blocking capacitor 135 By turning on or off each of the path switching FETs 121 and 122 , signal paths between the common input/output terminal 101 and the separate input/output terminals 102 and 103 , can be switched.
- the path switching FETs 121 and 122 are each a MOSFET. A voltage which is needed to turn on or off the path switching FET 121 is applied to the gate of the path switching FET 121 through a gate bias resistor 141 . A voltage which is needed to turn on or off the path switching FET 122 is applied to the gate of the path switching FET 122 through a gate bias resistor 142 .
- a series circuit including a direct-current blocking capacitor 133 , a shunt FET 123 , and a direct-current blocking capacitor 134 is connected between the separate input/output terminal 102 and the ground.
- a series circuit including a direct-current blocking capacitor 137 , a shunt FET 124 , and a direct-current blocking capacitor 138 is connected between the separate input/output terminal 103 and the ground.
- the shunt FETs 123 and 124 are each a MOSFET. A voltage which is needed to turn on or off the shunt FET 123 is applied to the gate of the shunt FET 123 through a gate bias resistor 143 . A voltage which is needed to turn on or off the shunt FET 124 is applied to the gate of the shunt FET 124 through a gate bias resistor 144 .
- the shunt FETs 123 and 124 are turned on or off with voltage polarities opposite to those for the path switching FETs 121 and 122 , respectively, whereby high isolation characteristics can be achieved.
- a voltage is applied to the source of the path switching FET 121 through a source bias resistor 149 .
- a voltage is applied to the source of the path switching FET 122 through a source bias resistor 150 .
- the source voltages applied to the path switching FET 121 and the path switching FET 122 have opposite polarities.
- a voltage is applied to the source of the shunt FET 123 through a source bias resistor 151 .
- a voltage is applied to the source of the shunt FET 124 through a source bias resistor 152 .
- the source voltages applied to the shunt FET 123 and the shunt FET 124 have opposite polarities.
- the gate and source voltages of the FETs 121 , 122 , 123 , and 124 can be separately controlled.
- Source-drain short-circuit resistors 145 , 146 , 147 , and 148 are connected between the sources and drains of the FETs 121 , 122 , 123 , and 124 , respectively, so that the sources and drains of the FETs 121 , 122 , 123 , and 124 have the same potential. Note that at least one of the source-drain short-circuit resistors 145 , 146 , 147 , and 148 may be removed.
- a power supply circuit 300 In the high-frequency semiconductor switch circuit of FIG. 1 , a power supply circuit 300 , control terminals 301 and 302 , and inverter circuits 311 - 318 are used to supply gate and source voltages to the FETs 121 , 122 , 123 , and 124 .
- a voltage which is needed to turn on or off the path switching FET 121 is applied from the control terminal 301 to the gate of the path switching FET 121 through a cascade of the two inverter circuits 311 and 312 and the gate bias resistor 141 .
- a voltage which is needed to turn on or off the path switching FET 122 is applied from the control terminal 302 to the gate of the path switching FET 122 through a cascade of two inverter circuits 315 and 316 and the gate bias resistor 142 .
- a voltage which is needed to turn on or off the shunt FET 123 is applied from the control terminal 301 to the gate of the shunt FET 123 through the single inverter circuit 311 and the gate bias resistor 143 .
- a voltage which is needed to turn on or off the shunt FET 124 is applied from the control terminal 302 to the gate of the shunt FET 124 through the single inverter circuit 315 and the gate bias resistor 144 .
- a voltage is applied from the control terminal 301 to the source of the path switching FET 121 through the single inverter circuit 313 and the source bias resistor 149 .
- a voltage is applied from the control terminal 302 to the source of the path switching FET 122 through the single inverter circuit 317 and the source bias resistor 150 .
- a voltage is applied from the control terminal 301 to the source of the shunt FET 123 through the cascade of the inverter circuits 313 and 314 and the source bias resistor 151 .
- a voltage is applied from the control terminal 302 to the source of the shunt FET 124 through a cascade of the two inverter circuits 317 and 318 and the source bias resistor 152 .
- the power supply circuit 300 supplies power to the inverter circuits 311 - 318 .
- a first internal power supply voltage IntVDD1 is supplied to the inverter circuits 311 , 312 , 315 , and 316 connected to the gates of the respective FETs.
- a second internal power supply voltage IntVDD2 is supplied to the inverter circuits 313 , 314 , 317 , and 318 connected to the sources of the respective FETs.
- IntVDD1 is greater than IntVDD2, e.g., IntVDD1 is 2.5 V and IntVDD2 is 1.25 V.
- IntVDD1 and IntVDD2 are generated by the power supply circuit 300 based on an input voltage Vbat from a battery.
- FIG. 2 is a circuit diagram showing an example configuration of the power supply circuit 300 .
- the power supply circuit 300 of FIG. 2 includes PMOSFETs 511 and 512 , NMOSFETs 513 and 514 , resistors 515 - 518 , and a current source 519 .
- a current generated by the current source 519 is supplied to the PMOSFET 511 whose drain and gate are connected together.
- the gates of the PMOSFETs 511 and 512 are connected together, and the sources of the PMOSFETs 511 and 512 are connected to the input voltage Vbat of the power supply circuit 300 .
- a series circuit including the resistors 515 and 516 is inserted between the drain of the PMOSFET 512 and the ground.
- a connection point between the resistor 515 and the PMOSFET 512 is connected to the gate of the NMOSFET 513 .
- a connection point between the resistors 515 and 516 is connected to the gate of the NMOSFET 514 .
- the resistor 517 is inserted between the source of the NMOSFET 513 and the ground.
- the resistor 518 is inserted between the source of the NMOSFET 514 and the ground.
- a connection point between the NMOSFET 513 and the resistor 517 serves as one output, and a voltage at the connection point is IntVDD1.
- a connection point between the NMOSFET 514 and the resistor 518 serves as the other output, and a voltage at the connection point is IntVDD2.
- FIG. 3 is a diagram showing a control logic table for the high-frequency semiconductor switch circuit of FIG. 1 .
- FIG. 3 shows four cases. Here, the case in the fourth row from the bottom will be described. Specifically, it is assumed that a high-frequency signal path between the common input/output terminal 101 and the separate input/output terminal 102 is caused to be in the conducting state, and a high-frequency signal path between the common input/output terminal 101 and the separate input/output terminal 103 is caused to be in the non-conducting state. In the description that follows, a middle potential between the high level and the low level is referred to as a “mid-level.”
- Voltage levels shown in the control logic table of FIG. 3 are supplied to the control terminals. Specifically, the high level is supplied to the control terminal 301 , and the low level is supplied to the control terminal 302 . In this case, the gate voltage of the path switching FET 121 goes to the high level, e.g., 2.5 V, and the source and drain voltages of the path switching FET 121 go to the low level, e.g., 0 V, and therefore, the path switching FET 121 is turned on.
- the high level e.g., 2.5 V
- the source and drain voltages of the path switching FET 121 go to the low level, e.g., 0 V
- the gate voltage of the path switching FET 122 goes to the low level, e.g., 0 V, and the source and drain voltages of the path switching FET 122 go to the mid-level, e.g., 1.25 V, and therefore, the path switching FET 122 is turned off.
- the gate voltage of the shunt FET 123 goes to the low level, e.g., 0 V, and the source and drain voltages of the shunt FET 123 go to the mid-level, e.g., 1.25 V, and therefore, the shunt FET 123 is turned off.
- the gate voltage of the shunt FET 124 goes to the high level, e.g., 2.5 V, and the source and drain voltages of the shunt FET 124 go to the low level, e.g., 0 V, and therefore, the shunt FET 124 is turned on.
- a signal is transmitted from the common input/output terminal 101 to the separate input/output terminal 102 , and a signal is not transmitted from the common input/output terminal 101 to the separate input/output terminal 103 .
- an on/off control can be reliably performed, and therefore, leakage to a signal path in the off state is reduced, whereby a high-frequency semiconductor switch circuit having good characteristics, such as high isolation and low distortion, can be provided.
- the source and drain voltages of the path switching FET 122 and the shunt FET 123 in the off state are caused to be at the mid-level, whereby even when a large amplitude signal is input to the common input/output terminal 101 , the breakdown voltages of the path switching FET 122 and the shunt FET 123 are not exceeded.
- a high-frequency signal of 2 Vpp the absolute values of the highest and lowest amplitudes are both 1 V
- the maximum voltages applied to the sources of the path switching FET 122 and the shunt FET 123 are 1.25 V+1 V.
- the breakdown voltages of the path switching FET 122 and the shunt FET 123 are, for example, 2.7 V, the breakdown voltages are not exceeded, and therefore, the FETs 122 and 123 operate normally.
- the high-frequency semiconductor switch circuit of this embodiment both low insertion loss and high isolation characteristics can be achieved, and the chip size can be reduced.
- the power supply circuit 300 and the inverter circuits 311 - 318 the high-frequency semiconductor switch circuit of this embodiment can be easily implemented on a single chip.
- the inverter circuits 311 - 318 are assumed to be a typical inverter circuit which includes a PMOSFET and an NMOSFET in order to reduce the power consumption and chip size. Alternatively, any other circuits that have similar functionality can be employed. Although, in FIG. 1 , two inverter circuits are connected together in cascade, the number, connection pattern, and types of inverter circuits are not limited if a similar logic can be achieved.
- This embodiment is not limited to the high-frequency semiconductor switch circuit which has the two separate input/output terminals 102 and 103 , and may be changed to provide a high-frequency semiconductor switch circuit having three or more separate input/output terminals.
- FIG. 4 is a circuit diagram showing a first variation of the high-frequency semiconductor switch circuit of FIG. 1 .
- the shunt FET 123 for ensuring isolation is connected to only one of the high-frequency signal paths in FIG. 1 .
- the shunt FETs 123 and 124 are connected to the respective high-frequency signal paths, this embodiment is applicable to a case where, as shown in FIG. 4 , the shunt FET 123 is connected to only a particular high-frequency signal path.
- FIG. 5 is a circuit diagram showing a second variation of the high-frequency semiconductor switch circuit of FIG. 1 .
- the high-frequency semiconductor switch circuit of FIG. 5 includes a path switching FET block including four path switching FETs 801 a - 801 d connected together in series, and another path switching FET block including four path switching FETs 802 a - 802 d connected together in series.
- Reference characters 811 a - 811 d indicate a gate bias resistor.
- Reference characters 821 a - 821 d indicate a source-drain short-circuit resistor.
- Reference characters 812 a - 812 d indicate a gate bias resistor.
- Reference characters 822 a - 822 d indicate a source-drain short-circuit resistor.
- the high-frequency semiconductor switch circuit of FIG. 5 also includes a shunt FET block including four shunt FETs 803 a - 803 d connected together in series, and another shunt FET block including four shunt FETs 804 a - 804 d connected together in series.
- Reference characters 813 a - 813 d indicate a gate bias resistor.
- Reference characters 823 a - 823 d indicate a source-drain short-circuit resistor.
- Reference characters 814 a - 814 d indicate a gate bias resistor.
- Reference characters 824 a - 824 d indicate a source-drain short-circuit resistor.
- FIG. 1 shows the case where a path switching FET block and a shunt FET block provided in each high-frequency signal path each include a single MOSFET, this embodiment is applicable to the case where two or more MOSFETs are connected together in series.
- the isolation characteristics or breakdown voltage can be improved.
- FIG. 6 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a second embodiment of the present disclosure.
- the high-frequency semiconductor switch circuit of FIG. 6 includes a common input/output terminal 101 , separate input/output terminals 102 and 103 , path switching FETs 121 and 122 , shunt FETs 123 and 124 , gate bias resistors 141 - 144 , source-drain short-circuit resistors 145 - 148 , source bias resistors 149 - 152 , direct-current blocking capacitors 131 - 138 , and inverter circuits 311 - 318 . These parts are the same as those of the high-frequency semiconductor switch circuit of FIG. 1 .
- the power supply terminals of the inverter circuits 311 , 312 , 315 , and 316 are connected to IntVDD1
- the power supply terminals of the inverter circuits 313 , 314 , 317 , and 318 are connected to IntVDD2
- all the power supply terminals of the inverter circuits 311 - 318 are connected to IntVDD1 in FIG. 6 .
- a voltage division resistor 901 is connected between a connection point between the source bias resistor 149 and the source terminal of the path switching FET 121 , and the ground.
- a voltage division resistor 902 is connected between a connection point between the source bias resistor 151 and the source terminal of the shunt FET 123 , and the ground.
- a voltage division resistor 903 is connected between a connection point between the source bias resistor 150 and the source terminal of the path switching FET 122 , and the ground.
- a voltage division resistor 904 is connected between a connection point between the source bias resistor 152 and the source terminal of the shunt FET 124 , and the ground.
- a voltage applied to the source of the path switching FET 121 can be caused to be lower than IntVDD1.
- a voltage applied to the source of the shunt FET 123 can be caused to be lower than IntVDD1.
- a voltage applied to the source of the path switching FET 122 can be caused to be lower than IntVDD1.
- a voltage applied to the source of the shunt FET 124 can be caused to be lower than IntVDD1.
- a FET in the off state can be controlled within an optimum operation range, and the breakdown voltage is not exceeded.
- the gate voltage of the path switching FET 121 is at the high level, e.g., 2.5 V, and the source and drain voltages of the path switching FET 121 have a value which is obtained by dividing the low-level voltage using the source bias resistor 149 and the voltage division resistor 901 , e.g., 0 V, so that the path switching FET 121 is in the on state.
- the gate voltage of the path switching FET 122 is at the low level, e.g., 0 V, and the source and drain voltages of the path switching FET 122 have a value which is obtained by dividing the high-level voltage using the source bias resistor 150 and the voltage division resistor 903 , e.g., 1.25 V, so that the path switching FET 122 is in the off state.
- the gate voltage of the shunt FET 123 is at the low level, e.g., 0 V, and the source and drain voltages of the shunt FET 123 have a value which is obtained by dividing the high-level voltage using the source bias resistor 151 and the voltage division resistor 902 , e.g., 1.25 V, so that the shunt FET 123 is in the off state.
- the gate voltage of the shunt FET 124 is at the high level, e.g., 2.5 V, and the source and drain voltages of the shunt FET 124 have a value which is obtained by dividing the low-level voltage using the source bias resistor 152 and the voltage division resistor 904 , e.g., 0 V, so that the shunt FET 124 is in the on state.
- a signal is transmitted from the common input/output terminal 101 to the separate input/output terminal 102 , and a signal is not transmitted from the common input/output terminal 101 to the separate input/output terminal 103 .
- an on/off control can be reliably performed, and therefore, leakage to a signal path in the off state is reduced, whereby a high-frequency semiconductor switch circuit having good characteristics, such as high isolation and low distortion, can be provided.
- the source and drain voltages of the path switching FET 122 and the shunt FET 123 in the off state are caused to be at the mid-level obtained by voltage division using resistors, whereby even when a large amplitude signal is input to the common input/output terminal 101 , the breakdown voltages of the path switching FET 122 and the shunt FET 123 are not exceeded.
- the maximum voltages applied to the sources of the path switching FET 122 and the shunt FET 123 are 1.25 V+1 V.
- the breakdown voltages of the path switching FET 122 and the shunt FET 123 are, for example, 2.7 V, these breakdown voltages are not exceeded, and therefore, the FETs 122 and 123 operate normally.
- the configuration of FIG. 6 may be changed to a high-frequency semiconductor switch circuit having three or more separate input/output terminals.
- This embodiment is also applicable to a case where a shunt FET block is connected only to a particular high-frequency signal path.
- This embodiment is also applicable to a case where the number of FETs connected together in series which are included in a FET block in each high-frequency signal path is two or more.
- a semiconductor substrate on which the high-frequency semiconductor switch circuits according to the first and second embodiments are formed may be an SOI substrate or an SOS substrate.
- FIG. 7 is a schematic diagram showing an example configuration of a high-frequency radio system according to a third embodiment of the present disclosure.
- the high-frequency radio system of FIG. 7 is a system which switches an antenna ANT between transmission and reception and deals with two or more high-frequency powers having different magnitudes in, for example, a quasi-microwave band mobile communication apparatus.
- a transmitter TX includes m transmitter circuits TX 1 -TXm, and a receiver RX includes n receiver circuits RX 1 -RXn, where m and n are each an integer.
- a reference character SW 1 indicates a transmitter switch circuit, and a reference character SW 2 indicates a receiver switch circuit.
- the high-frequency semiconductor switch circuit described with reference to FIGS. 1 , 4 , 5 , and 6 corresponds to a high-frequency semiconductor switch circuit including the transmitter switch circuit SW 1 connected to the transmitter circuit TX 1 and the receiver switch circuit SW 2 connected to the receiver circuit RX 1 in FIG. 7 .
- each path switching FET block may be configured to include a series circuit including a plurality of MOSFETs (see FIG. 5 ), and a portion of the MOSFETs may be shared by the path switching FET blocks.
- the high-frequency semiconductor switch circuit of the present disclosure is useful for high-frequency radio systems which require a small size, light weight, and low power consumption, such as a mobile telephone, etc.
Abstract
Description
- This is a continuation of International Application No. PCT/JP2013/001406 filed on Mar. 6, 2013, which claims priority to Japanese Patent Application No. 2012-176986 filed on Aug. 9, 2012. The entire disclosures of these applications are incorporated by reference herein.
- The present disclosure relates to high-frequency semiconductor switch circuits for use in radio communication apparatuses having a small size, light weight, and low power consumption, such as a mobile telephone, etc., and high-frequency radio systems including such a high-frequency semiconductor switch circuit.
- Mobile communication apparatuses, typified by a mobile telephone, require a high-frequency semiconductor switch circuit having a small size and low power consumption in order to switch high-frequency signal transmission paths, e.g., switch the antenna between transmission and reception. For example, such a high-frequency semiconductor switch circuit may include a gallium arsenide field effect transistor (GaAsFET), which has good high-frequency characteristics and low power consumption, as a switching element.
- In recent years, highly-insulating semiconductor substrates, typified by a silicon-on-sapphire (SOS) substrate and a silicon-on-insulator (SOI) substrate, have been much improved. A technology of using a metal oxide semiconductor field effect transistor (MOSFET), which is less suitable for a high-frequency semiconductor switch circuit, as a switching element for switching paths, has also been developed.
- Specifically, known is a high-frequency semiconductor switch circuit in which a path switching FET is provided between a common input/output terminal and each of a plurality of separate input/output terminals. However, the use of only single path switching FETs in a high-frequency semiconductor switch circuit causes a problem that it is difficult to improve isolation characteristics without an increase in insertion loss.
- Therefore, in Japanese Unexamined Patent Publication Nos. H06-85641 and 2008-109591, a path switching FET is used in combination with a shunt FET. However, there is a problem that the path switching FET and the shunt FET cannot be separately controlled, and therefore, the isolation of a FET in the off state is poor.
- In contrast to this, in Japanese Unexamined Patent Publication No. 2012-114729, a path switching FET and a shunt FET are separated from each other by a capacitor, and therefore, can be controlled using separate voltages.
- However, in Japanese Unexamined Patent Publication No. 2012-114729 above, the gate, source, and drain of each of the path switching FET and the shunt FET are controlled using a high voltage (e.g., 2.5 V) or a low voltage (0 V). Therefore, when a large amplitude signal (e.g., 2 Vpp) is input to the common input/output terminal, the voltage of a FET in the off state ranges from 1.5 V to 3.5 V, where the center is 2.5 V, and therefore, the breakdown voltage (e.g., a maximum rated voltage of 2.7 V) is exceeded. Therefore, it is necessary to put a limit on the amplitude of an RF signal input to the common input/output terminal or use a FET having a higher breakdown voltage instead. However, there are the following problems: the limitation of the amplitude of the input RF signal leads to a failure to satisfy the desired characteristics; and the use of a FET having a higher breakdown voltage leads to an increase in insertion loss and an increase in chip size.
- The present disclosure describes implementations of a high-frequency semiconductor switch circuit which solves the above problems, i.e., the increase in chip size and the degradation in insertion loss in an on-state path, and is not limited by the breakdown voltage of a FET.
- The present disclosure also describes implementations of a high-frequency semiconductor switch circuit which ensures isolation in multiband applications to provide high performance.
- An example high-frequency semiconductor switch circuit according to the present disclosure includes one common input/output terminal, two or more separate input/output terminals, and two or more control terminals corresponding to the separate input/output terminals, two or more path switching FET blocks, one block being provided between the common input/output terminal and each of the two or more separate input/output terminals, one or more shunt FET blocks, one block being provided between the ground and each of at least one of the two or more separate input/output terminals, a direct-current blocking capacitor provided at both ends of each of the two or more path switching FET blocks, a direct-current blocking capacitor provided at both ends of each of the one or more shunt FET blocks, and a source bias resistor provided for each of the two or more path switching FET blocks and for each of the one or more shunt FET blocks. A control voltage input to each of the two or more control terminals is applied to the gate of a corresponding one of the two or more path switching FET blocks so that at least one of high-frequency signal paths between the common input/output terminal and the respective separate input/output terminals is caused to be in the conducting state while the other high-frequency signal paths are caused to be in the non-conducting state. A control voltage which is an inverted version of a voltage input to each of the two or more control terminals is applied to the gate of a corresponding one of the one or more shunt FET blocks. A control voltage which has an inverted polarity and a smaller absolute value compared to a voltage input to each of the two or more control terminals, is applied to the source or drain of a corresponding one of the two or more path switching FET blocks. A control voltage which has a non-inverted polarity and a smaller absolute value compared to a voltage input to each of the two or more control terminals, is applied to the source or drain of a corresponding one of the one or more shunt FET blocks.
- According to the present disclosure, a high-performance high-frequency semiconductor switch circuit can be provided which has a small size and low power consumption, and has a high breakdown voltage while maintaining good characteristics, such as low insertion loss and high isolation.
-
FIG. 1 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a first embodiment of the present disclosure. -
FIG. 2 is a circuit diagram showing an example configuration of a power supply circuit ofFIG. 1 . -
FIG. 3 is a diagram showing a control logic table for the high-frequency semiconductor switch circuit ofFIG. 1 . -
FIG. 4 is a circuit diagram showing a first variation of the high-frequency semiconductor switch circuit ofFIG. 1 . -
FIG. 5 is a circuit diagram showing a second variation of the high-frequency semiconductor switch circuit ofFIG. 1 . -
FIG. 6 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a second embodiment of the present disclosure. -
FIG. 7 is a schematic diagram showing an example configuration of a high-frequency radio system according to a third embodiment of the present disclosure which includes a high-frequency semiconductor switch circuit according to the present disclosure. - Preferred embodiments of the present disclosure will now be described with reference to the accompanying drawings. Note that like parts are designated by like reference characters throughout the drawings, and may not be redundantly described.
-
FIG. 1 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a first embodiment of the present disclosure. The high-frequency semiconductor switch circuit ofFIG. 1 includes a common input/output terminal 101, and two separate input/output terminals current blocking capacitor 131, a path switching FET 121, and a direct-current blocking capacitor 132 is connected between the common input/output terminal 101 and one (102) of the separate input/output terminals. A series circuit including a direct-current blocking capacitor 135, apath switching FET 122, and a direct-current blocking capacitor 136 is connected between the common input/output terminal 101 and the other separate input/output terminal (103). By turning on or off each of thepath switching FETs 121 and 122, signal paths between the common input/output terminal 101 and the separate input/output terminals - The
path switching FETs 121 and 122 are each a MOSFET. A voltage which is needed to turn on or off the path switching FET 121 is applied to the gate of the path switching FET 121 through agate bias resistor 141. A voltage which is needed to turn on or off thepath switching FET 122 is applied to the gate of thepath switching FET 122 through agate bias resistor 142. - A series circuit including a direct-
current blocking capacitor 133, ashunt FET 123, and a direct-current blocking capacitor 134 is connected between the separate input/output terminal 102 and the ground. A series circuit including a direct-current blocking capacitor 137, ashunt FET 124, and a direct-current blocking capacitor 138 is connected between the separate input/output terminal 103 and the ground. - The
shunt FETs shunt FET 123 is applied to the gate of theshunt FET 123 through agate bias resistor 143. A voltage which is needed to turn on or off theshunt FET 124 is applied to the gate of theshunt FET 124 through agate bias resistor 144. Theshunt FETs path switching FETs 121 and 122, respectively, whereby high isolation characteristics can be achieved. - A voltage is applied to the source of the path switching FET 121 through a
source bias resistor 149. A voltage is applied to the source of thepath switching FET 122 through asource bias resistor 150. The source voltages applied to the path switching FET 121 and thepath switching FET 122 have opposite polarities. A voltage is applied to the source of theshunt FET 123 through asource bias resistor 151. A voltage is applied to the source of theshunt FET 124 through asource bias resistor 152. The source voltages applied to theshunt FET 123 and theshunt FET 124 have opposite polarities. As described above, the gate and source voltages of theFETs - Source-drain short-
circuit resistors FETs FETs circuit resistors - In the high-frequency semiconductor switch circuit of
FIG. 1 , apower supply circuit 300,control terminals FETs - Specifically, a voltage which is needed to turn on or off the path switching FET 121 is applied from the
control terminal 301 to the gate of the path switching FET 121 through a cascade of the twoinverter circuits gate bias resistor 141. A voltage which is needed to turn on or off thepath switching FET 122 is applied from thecontrol terminal 302 to the gate of thepath switching FET 122 through a cascade of twoinverter circuits gate bias resistor 142. A voltage which is needed to turn on or off theshunt FET 123 is applied from thecontrol terminal 301 to the gate of theshunt FET 123 through thesingle inverter circuit 311 and thegate bias resistor 143. A voltage which is needed to turn on or off theshunt FET 124 is applied from thecontrol terminal 302 to the gate of theshunt FET 124 through thesingle inverter circuit 315 and thegate bias resistor 144. A voltage is applied from thecontrol terminal 301 to the source of the path switching FET 121 through thesingle inverter circuit 313 and thesource bias resistor 149. A voltage is applied from thecontrol terminal 302 to the source of thepath switching FET 122 through thesingle inverter circuit 317 and thesource bias resistor 150. A voltage is applied from thecontrol terminal 301 to the source of theshunt FET 123 through the cascade of theinverter circuits source bias resistor 151. A voltage is applied from thecontrol terminal 302 to the source of theshunt FET 124 through a cascade of the twoinverter circuits source bias resistor 152. - The
power supply circuit 300 supplies power to the inverter circuits 311-318. A first internal power supply voltage IntVDD1 is supplied to theinverter circuits inverter circuits power supply circuit 300 based on an input voltage Vbat from a battery. -
FIG. 2 is a circuit diagram showing an example configuration of thepower supply circuit 300. Thepower supply circuit 300 ofFIG. 2 includesPMOSFETs NMOSFETs current source 519. - A current generated by the
current source 519 is supplied to thePMOSFET 511 whose drain and gate are connected together. The gates of thePMOSFETs PMOSFETs power supply circuit 300. A series circuit including theresistors PMOSFET 512 and the ground. A connection point between theresistor 515 and thePMOSFET 512 is connected to the gate of theNMOSFET 513. A connection point between theresistors NMOSFET 514. Theresistor 517 is inserted between the source of theNMOSFET 513 and the ground. Theresistor 518 is inserted between the source of theNMOSFET 514 and the ground. A connection point between theNMOSFET 513 and theresistor 517 serves as one output, and a voltage at the connection point is IntVDD1. A connection point between theNMOSFET 514 and theresistor 518 serves as the other output, and a voltage at the connection point is IntVDD2. By using such a circuit configuration, two potentials having different levels, i.e., IntVDD1 and IntVDD2, can be easily generated. -
FIG. 3 is a diagram showing a control logic table for the high-frequency semiconductor switch circuit ofFIG. 1 .FIG. 3 shows four cases. Here, the case in the fourth row from the bottom will be described. Specifically, it is assumed that a high-frequency signal path between the common input/output terminal 101 and the separate input/output terminal 102 is caused to be in the conducting state, and a high-frequency signal path between the common input/output terminal 101 and the separate input/output terminal 103 is caused to be in the non-conducting state. In the description that follows, a middle potential between the high level and the low level is referred to as a “mid-level.” - Voltage levels shown in the control logic table of
FIG. 3 are supplied to the control terminals. Specifically, the high level is supplied to thecontrol terminal 301, and the low level is supplied to thecontrol terminal 302. In this case, the gate voltage of the path switching FET 121 goes to the high level, e.g., 2.5 V, and the source and drain voltages of the path switching FET 121 go to the low level, e.g., 0 V, and therefore, the path switching FET 121 is turned on. The gate voltage of thepath switching FET 122 goes to the low level, e.g., 0 V, and the source and drain voltages of thepath switching FET 122 go to the mid-level, e.g., 1.25 V, and therefore, thepath switching FET 122 is turned off. The gate voltage of theshunt FET 123 goes to the low level, e.g., 0 V, and the source and drain voltages of theshunt FET 123 go to the mid-level, e.g., 1.25 V, and therefore, theshunt FET 123 is turned off. The gate voltage of theshunt FET 124 goes to the high level, e.g., 2.5 V, and the source and drain voltages of theshunt FET 124 go to the low level, e.g., 0 V, and therefore, theshunt FET 124 is turned on. As a result, a signal is transmitted from the common input/output terminal 101 to the separate input/output terminal 102, and a signal is not transmitted from the common input/output terminal 101 to the separate input/output terminal 103. Thus, an on/off control can be reliably performed, and therefore, leakage to a signal path in the off state is reduced, whereby a high-frequency semiconductor switch circuit having good characteristics, such as high isolation and low distortion, can be provided. - The source and drain voltages of the
path switching FET 122 and theshunt FET 123 in the off state are caused to be at the mid-level, whereby even when a large amplitude signal is input to the common input/output terminal 101, the breakdown voltages of thepath switching FET 122 and theshunt FET 123 are not exceeded. Specifically, when a high-frequency signal of 2 Vpp (the absolute values of the highest and lowest amplitudes are both 1 V) is input to the common input/output terminal 101, the maximum voltages applied to the sources of thepath switching FET 122 and theshunt FET 123 are 1.25 V+1 V. When the breakdown voltages of thepath switching FET 122 and theshunt FET 123 are, for example, 2.7 V, the breakdown voltages are not exceeded, and therefore, theFETs - As described above, in the high-frequency semiconductor switch circuit of this embodiment, both low insertion loss and high isolation characteristics can be achieved, and the chip size can be reduced. By using the
power supply circuit 300 and the inverter circuits 311-318, the high-frequency semiconductor switch circuit of this embodiment can be easily implemented on a single chip. - Note that the inverter circuits 311-318 are assumed to be a typical inverter circuit which includes a PMOSFET and an NMOSFET in order to reduce the power consumption and chip size. Alternatively, any other circuits that have similar functionality can be employed. Although, in
FIG. 1 , two inverter circuits are connected together in cascade, the number, connection pattern, and types of inverter circuits are not limited if a similar logic can be achieved. - This embodiment is not limited to the high-frequency semiconductor switch circuit which has the two separate input/
output terminals -
FIG. 4 is a circuit diagram showing a first variation of the high-frequency semiconductor switch circuit ofFIG. 1 . In the high-frequency semiconductor switch circuit ofFIG. 4 , theshunt FET 123 for ensuring isolation is connected to only one of the high-frequency signal paths inFIG. 1 . Specifically, although, inFIG. 1 , theshunt FETs FIG. 4 , theshunt FET 123 is connected to only a particular high-frequency signal path. -
FIG. 5 is a circuit diagram showing a second variation of the high-frequency semiconductor switch circuit ofFIG. 1 . The high-frequency semiconductor switch circuit ofFIG. 5 includes a path switching FET block including four path switching FETs 801 a-801 d connected together in series, and another path switching FET block including four path switching FETs 802 a-802 d connected together in series. Reference characters 811 a-811 d indicate a gate bias resistor. Reference characters 821 a-821 d indicate a source-drain short-circuit resistor. Reference characters 812 a-812 d indicate a gate bias resistor. Reference characters 822 a-822 d indicate a source-drain short-circuit resistor. The high-frequency semiconductor switch circuit ofFIG. 5 also includes a shunt FET block including four shunt FETs 803 a-803 d connected together in series, and another shunt FET block including four shunt FETs 804 a-804 d connected together in series. Reference characters 813 a-813 d indicate a gate bias resistor. Reference characters 823 a-823 d indicate a source-drain short-circuit resistor. Reference characters 814 a-814 d indicate a gate bias resistor. Reference characters 824 a-824 d indicate a source-drain short-circuit resistor. AlthoughFIG. 1 shows the case where a path switching FET block and a shunt FET block provided in each high-frequency signal path each include a single MOSFET, this embodiment is applicable to the case where two or more MOSFETs are connected together in series. Thus, by providing a path switching FET block and a shunt FET block each including a plurality of MOSFETs connected together in series, the isolation characteristics or breakdown voltage can be improved. -
FIG. 6 is a circuit diagram showing an example configuration of a high-frequency semiconductor switch circuit according to a second embodiment of the present disclosure. The high-frequency semiconductor switch circuit ofFIG. 6 includes a common input/output terminal 101, separate input/output terminals path switching FETs 121 and 122,shunt FETs FIG. 1 . Although, inFIG. 1 , the power supply terminals of theinverter circuits inverter circuits FIG. 6 . Also, avoltage division resistor 901 is connected between a connection point between thesource bias resistor 149 and the source terminal of the path switching FET 121, and the ground. Avoltage division resistor 902 is connected between a connection point between thesource bias resistor 151 and the source terminal of theshunt FET 123, and the ground. Avoltage division resistor 903 is connected between a connection point between thesource bias resistor 150 and the source terminal of thepath switching FET 122, and the ground. Avoltage division resistor 904 is connected between a connection point between thesource bias resistor 152 and the source terminal of theshunt FET 124, and the ground. - By dividing the output voltage of the
inverter circuit 313 using thesource bias resistor 149 and thevoltage division resistor 901, a voltage applied to the source of the path switching FET 121 can be caused to be lower than IntVDD1. By dividing the output voltage of theinverter circuit 314 using thesource bias resistor 151 and thevoltage division resistor 902, a voltage applied to the source of theshunt FET 123 can be caused to be lower than IntVDD1. By dividing the output voltage of theinverter circuit 317 using thesource bias resistor 150 and thevoltage division resistor 903, a voltage applied to the source of thepath switching FET 122 can be caused to be lower than IntVDD1. By dividing the output voltage of theinverter circuit 318 using thesource bias resistor 152 and thevoltage division resistor 904, a voltage applied to the source of theshunt FET 124 can be caused to be lower than IntVDD1. Thus, even when a large amplitude signal is input to the common input/output terminal 101 (e.g., 2 Vpp), a FET in the off state can be controlled within an optimum operation range, and the breakdown voltage is not exceeded. - An example operation of the high-frequency semiconductor switch circuit of
FIG. 6 in a case where at least one of the two paths is caused to be in the conducting state, will be described. Also, here, it is assumed that the high-frequency signal path between the common input/output terminal 101 and the separate input/output terminal 102 is caused to be in the conducting state, and the high-frequency signal path between the common input/output terminal 101 and the separate input/output terminal 103 is caused to be in the non-conducting state. In other words, thecontrol terminal 301 is at the high level, and thecontrol terminal 302 is at the low level. In this case, the gate voltage of the path switching FET 121 is at the high level, e.g., 2.5 V, and the source and drain voltages of the path switching FET 121 have a value which is obtained by dividing the low-level voltage using thesource bias resistor 149 and thevoltage division resistor 901, e.g., 0 V, so that the path switching FET 121 is in the on state. The gate voltage of thepath switching FET 122 is at the low level, e.g., 0 V, and the source and drain voltages of thepath switching FET 122 have a value which is obtained by dividing the high-level voltage using thesource bias resistor 150 and thevoltage division resistor 903, e.g., 1.25 V, so that thepath switching FET 122 is in the off state. The gate voltage of theshunt FET 123 is at the low level, e.g., 0 V, and the source and drain voltages of theshunt FET 123 have a value which is obtained by dividing the high-level voltage using thesource bias resistor 151 and thevoltage division resistor 902, e.g., 1.25 V, so that theshunt FET 123 is in the off state. The gate voltage of theshunt FET 124 is at the high level, e.g., 2.5 V, and the source and drain voltages of theshunt FET 124 have a value which is obtained by dividing the low-level voltage using thesource bias resistor 152 and thevoltage division resistor 904, e.g., 0 V, so that theshunt FET 124 is in the on state. As a result, a signal is transmitted from the common input/output terminal 101 to the separate input/output terminal 102, and a signal is not transmitted from the common input/output terminal 101 to the separate input/output terminal 103. Thus, an on/off control can be reliably performed, and therefore, leakage to a signal path in the off state is reduced, whereby a high-frequency semiconductor switch circuit having good characteristics, such as high isolation and low distortion, can be provided. - Also, the source and drain voltages of the
path switching FET 122 and theshunt FET 123 in the off state are caused to be at the mid-level obtained by voltage division using resistors, whereby even when a large amplitude signal is input to the common input/output terminal 101, the breakdown voltages of thepath switching FET 122 and theshunt FET 123 are not exceeded. Specifically, when a high-frequency signal of 2 Vpp (the absolute values of the highest and lowest amplitudes are both 1 V) is input to the common input/output terminal 101, the maximum voltages applied to the sources of thepath switching FET 122 and theshunt FET 123 are 1.25 V+1 V. When the breakdown voltages of thepath switching FET 122 and theshunt FET 123 are, for example, 2.7 V, these breakdown voltages are not exceeded, and therefore, theFETs - As described above, according to the second embodiment, advantages similar to those of the first embodiment can be achieved. In addition, also in the second embodiment, variations substantially similar to those of the first embodiment can be provided. For example, the configuration of
FIG. 6 may be changed to a high-frequency semiconductor switch circuit having three or more separate input/output terminals. This embodiment is also applicable to a case where a shunt FET block is connected only to a particular high-frequency signal path. This embodiment is also applicable to a case where the number of FETs connected together in series which are included in a FET block in each high-frequency signal path is two or more. - Note that a semiconductor substrate on which the high-frequency semiconductor switch circuits according to the first and second embodiments are formed may be an SOI substrate or an SOS substrate.
-
FIG. 7 is a schematic diagram showing an example configuration of a high-frequency radio system according to a third embodiment of the present disclosure. The high-frequency radio system ofFIG. 7 is a system which switches an antenna ANT between transmission and reception and deals with two or more high-frequency powers having different magnitudes in, for example, a quasi-microwave band mobile communication apparatus. A transmitter TX includes m transmitter circuits TX1-TXm, and a receiver RX includes n receiver circuits RX1-RXn, where m and n are each an integer. A reference character SW1 indicates a transmitter switch circuit, and a reference character SW2 indicates a receiver switch circuit. For example, in the above first and second embodiments, the high-frequency semiconductor switch circuit described with reference toFIGS. 1 , 4, 5, and 6 corresponds to a high-frequency semiconductor switch circuit including the transmitter switch circuit SW1 connected to the transmitter circuit TX1 and the receiver switch circuit SW2 connected to the receiver circuit RX1 inFIG. 7 . - Note that when a MOSFET in the high-frequency signal path deals with large power, distortion is likely to occur in the MOSFET in the non-conducting state. Therefore, a plurality of MOSFETs are connected together in series to form cascade connection, so that a high-frequency signal having large power can be actively dealt with.
- When the receiver switch circuit SW2 has a plurality of high-frequency signal paths, each path switching FET block may be configured to include a series circuit including a plurality of MOSFETs (see
FIG. 5 ), and a portion of the MOSFETs may be shared by the path switching FET blocks. As a result, a smaller-size antenna switch circuit which has distortion characteristic similar to those of the conventional art can be provided. - The high-frequency semiconductor switch circuit of the present disclosure is useful for high-frequency radio systems which require a small size, light weight, and low power consumption, such as a mobile telephone, etc.
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-176986 | 2012-08-09 | ||
JP2012176986 | 2012-08-09 | ||
PCT/JP2013/001406 WO2014024340A1 (en) | 2012-08-09 | 2013-03-06 | High frequency semiconductor switch circuit and high frequency radio system including same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/001406 Continuation WO2014024340A1 (en) | 2012-08-09 | 2013-03-06 | High frequency semiconductor switch circuit and high frequency radio system including same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150145587A1 true US20150145587A1 (en) | 2015-05-28 |
US9312853B2 US9312853B2 (en) | 2016-04-12 |
Family
ID=50067613
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/612,195 Active US9312853B2 (en) | 2012-08-09 | 2015-02-02 | High frequency semiconductor switch circuit and high frequency radio system including same |
Country Status (3)
Country | Link |
---|---|
US (1) | US9312853B2 (en) |
JP (1) | JP6120227B2 (en) |
WO (1) | WO2014024340A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2940866A3 (en) * | 2014-04-30 | 2016-01-27 | Nxp B.V. | Rf switch circuit |
US9374124B2 (en) | 2014-10-03 | 2016-06-21 | Analog Devices Global | Apparatus and methods for biasing radio frequency switches |
US9667244B1 (en) | 2015-11-16 | 2017-05-30 | Analog Devices Global | Method of and apparatus for biasing switches |
US9712158B1 (en) | 2016-04-07 | 2017-07-18 | Analog Devices Global | Apparatus and methods for biasing radio frequency switches |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10749501B2 (en) * | 2017-11-22 | 2020-08-18 | Integrated Device Technology, Inc. | High power silicon on insulator switch |
RU2691593C1 (en) * | 2018-09-20 | 2019-06-14 | Самсунг Электроникс Ко., Лтд. | High-frequency commutators with reduced number of switching elements |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7199635B2 (en) * | 2003-06-12 | 2007-04-03 | Matsushita Electric Industrial Co., Ltd. | High-frequency switching device and semiconductor |
US8729952B2 (en) * | 2012-08-16 | 2014-05-20 | Triquint Semiconductor, Inc. | Switching device with non-negative biasing |
US8854111B2 (en) * | 2012-08-29 | 2014-10-07 | Richwave Technology Corp. | RF switch with adaptive drain and source voltage and associated method |
US9231578B2 (en) * | 2012-01-06 | 2016-01-05 | Richwave Technology Corp. | Apparatus and method for obtaining auxiliary voltage from control signals |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0685641A (en) | 1992-08-31 | 1994-03-25 | Mitsubishi Electric Corp | Microwave switch |
JP3288209B2 (en) * | 1994-12-16 | 2002-06-04 | 松下電器産業株式会社 | Semiconductor integrated circuit |
US5903178A (en) | 1994-12-16 | 1999-05-11 | Matsushita Electronics Corporation | Semiconductor integrated circuit |
JP3544351B2 (en) * | 1999-11-26 | 2004-07-21 | 松下電器産業株式会社 | High frequency amplifier circuit and mobile communication terminal using the same |
JP2006121217A (en) * | 2004-10-19 | 2006-05-11 | Toshiba Corp | Semiconductor switching circuit |
JP4945215B2 (en) | 2006-10-27 | 2012-06-06 | 新日本無線株式会社 | Semiconductor switch integrated circuit |
JP5366914B2 (en) | 2010-11-25 | 2013-12-11 | パナソニック株式会社 | High frequency semiconductor switch circuit |
-
2013
- 2013-03-06 WO PCT/JP2013/001406 patent/WO2014024340A1/en active Application Filing
- 2013-03-06 JP JP2014529242A patent/JP6120227B2/en active Active
-
2015
- 2015-02-02 US US14/612,195 patent/US9312853B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7199635B2 (en) * | 2003-06-12 | 2007-04-03 | Matsushita Electric Industrial Co., Ltd. | High-frequency switching device and semiconductor |
US9231578B2 (en) * | 2012-01-06 | 2016-01-05 | Richwave Technology Corp. | Apparatus and method for obtaining auxiliary voltage from control signals |
US8729952B2 (en) * | 2012-08-16 | 2014-05-20 | Triquint Semiconductor, Inc. | Switching device with non-negative biasing |
US8854111B2 (en) * | 2012-08-29 | 2014-10-07 | Richwave Technology Corp. | RF switch with adaptive drain and source voltage and associated method |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2940866A3 (en) * | 2014-04-30 | 2016-01-27 | Nxp B.V. | Rf switch circuit |
US11316515B2 (en) | 2014-04-30 | 2022-04-26 | Nxp B.V. | RF switch circuit |
US9374124B2 (en) | 2014-10-03 | 2016-06-21 | Analog Devices Global | Apparatus and methods for biasing radio frequency switches |
US9667244B1 (en) | 2015-11-16 | 2017-05-30 | Analog Devices Global | Method of and apparatus for biasing switches |
US9712158B1 (en) | 2016-04-07 | 2017-07-18 | Analog Devices Global | Apparatus and methods for biasing radio frequency switches |
Also Published As
Publication number | Publication date |
---|---|
WO2014024340A1 (en) | 2014-02-13 |
JP6120227B2 (en) | 2017-04-26 |
JPWO2014024340A1 (en) | 2016-07-25 |
US9312853B2 (en) | 2016-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9312853B2 (en) | High frequency semiconductor switch circuit and high frequency radio system including same | |
US8729952B2 (en) | Switching device with non-negative biasing | |
US20070290744A1 (en) | Radio frequency switching circuit, radio frequency switching device, and transmitter module device | |
JP5677930B2 (en) | Semiconductor switch and wireless device | |
US8884650B2 (en) | High-frequency semiconductor switching circuit | |
US10153803B2 (en) | Receiving circuit, wireless communication module, and wireless communication device | |
US11196453B2 (en) | High-power hybrid SPDT switch | |
US20140049312A1 (en) | Rf switch with complementary switching devices | |
US8818298B2 (en) | High frequency switch | |
JP2014150439A (en) | High frequency semiconductor switch and radio apparatus | |
KR101952857B1 (en) | Switching circuit and high frequency switch including the same | |
JP2010028304A (en) | Switch circuit for high frequency signal | |
US8923782B1 (en) | Switching device with diode-biased field-effect transistor (FET) | |
KR101228742B1 (en) | High frequency switch | |
US10340704B2 (en) | Switch device with a wide bandwidth | |
US10200027B1 (en) | Radio frequency switch apparatus with integrated shunt and bias | |
US11152917B1 (en) | Multi-level buffers for biasing of radio frequency switches | |
US10469121B2 (en) | Non-linear shunt circuit for third order harmonic reduction in RF switches | |
US10924109B2 (en) | Front-end circuit | |
KR20140067381A (en) | High frequency switch | |
KR20150096938A (en) | Radio frequency switch circuit | |
JP6466872B2 (en) | Communication circuit | |
US20230327698A1 (en) | Wireless transceiver device and matching circuits thereof | |
JP5192900B2 (en) | Switch semiconductor integrated circuit | |
US11381268B1 (en) | Switchable clamps across attenuators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SIGETANI, ATUSI;MIYAZAKI, TAKAHITO;NOZAKI, YUSUKE;AND OTHERS;REEL/FRAME:034989/0686 Effective date: 20141224 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.;REEL/FRAME:052755/0870 Effective date: 20200521 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |