US20150103609A1 - Semiconductor devices - Google Patents
Semiconductor devices Download PDFInfo
- Publication number
- US20150103609A1 US20150103609A1 US14/176,599 US201414176599A US2015103609A1 US 20150103609 A1 US20150103609 A1 US 20150103609A1 US 201414176599 A US201414176599 A US 201414176599A US 2015103609 A1 US2015103609 A1 US 2015103609A1
- Authority
- US
- United States
- Prior art keywords
- signal
- signals
- logic
- enabled
- temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40626—Temperature related aspects of refresh operations
Definitions
- Embodiments of the present disclosure generally relate to semiconductor devices, and more particularly to semiconductor devices including a control signal generator and an internal refresh signal generator.
- DRAM dynamic random access memory
- semiconductor devices such as the DRAM devices are employed in cellular phones or notebook computers, the semiconductor devices have to be designed to have an excellent low power consumption characteristic. Accordingly, a lot of efforts have been focused on reduction of an operating current and a standby current of the semiconductor devices.
- a data retention characteristic of a DRAM cell including a single transistor and a single storage capacitor may be very sensitive to a temperature. Thus, it may be necessary to control operation conditions of internal circuit blocks in a semiconductor integrated circuit according to variation of circumferential temperature.
- DRAM devices employed in mobile systems may be designed to control a refresh cycle time according to variation of circumferential temperature.
- Temperature sensors such as digital temperature sensor regulators (DTSRs) or analog temperature sensor regulators (ATSRs) have been widely used to control the operation conditions of semiconductor devices such as DRAM devices according to variation of circumferential temperature. These temperature sensors may detect a relatively high temperature and may control an operation cycle time to reduce power consumption in a self-refresh mode. Further, the temperature sensors may monitor a circumferential temperature in a normal operation mode.
- JEDEC joint electron device engineering council
- MCS mode register set
- Various embodiments are directed to semiconductor devices.
- a semiconductor device includes a control signal generator and an internal refresh signal generator.
- the control signal generator generates first and second control signals, one of which is selectively enabled in response to temperature code signals and mode set signals after a pulse of an internal refresh signal is outputted by the internal refresh signal generator.
- the temperature code signals are obtained from temperature signals.
- the internal refresh signal generator outputs a refresh command signal as the internal refresh signal when the first control signal is enabled. Further, the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled.
- a semiconductor device includes a temperature code generator, a control signal generator and an internal refresh signal generator.
- the temperature code generator decodes temperature signals to generate temperature code signals after a pulse of an internal refresh signal is inputted thereto.
- the control signal generator generates first to third control signals, one of which is selectively enabled in response to the temperature code signals and mode set signals.
- the internal refresh signal generator outputs a refresh command signal as the internal refresh signal when the first control signal is enabled.
- the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a first predetermined number of times when the second control signal is enabled.
- the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a second predetermined number of times when the third control signal is enabled.
- a system includes a processor; a memory controller configured to receive a mode set signal from the processor; and a memory device configured to receive the mode set signal from the memory controller, wherein the memory device includes a temperature code generator suitable for decoding temperature signals to generate temperature code signals after a pulse of an internal refresh signal is inputted thereto; a control signal generator suitable for generating first and second control signals, one of which is selectively enabled in response to the temperature code signals and mode set signals received externally from the control signal generator, the temperature code signals being received from the temperature code generator; and an internal refresh signal generator suitable for outputting a refresh command signal as the internal refresh signal to the temperature code generator when the first control signal is enabled and suitable for outputting the refresh command signal as the internal refresh signal to the temperature code generator at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled.
- FIG. 1 is a block diagram illustrating a semiconductor device according to an embodiment of the present invention
- FIG. 2 is a logic circuit diagram illustrating a temperature code generator included in the semiconductor device of FIG. 1 ;
- FIG. 3 is a block diagram illustrating a control signal generator included in the semiconductor device of FIG. 1 ;
- FIG. 4 is a block diagram illustrating an internal refresh signal generator included in the semiconductor device of FIG. 1 ;
- FIG. 5 is a logic circuit diagram illustrating an enablement signal generator included in the internal refresh signal generator of FIG. 4 ;
- FIG. 6 is a timing diagram illustrating an operation of a semiconductor device according to an embodiment of the present invention.
- FIG. 7 illustrates a block diagram of a system employing the semiconductor device in accordance with the embodiments associated with FIGS. 1-6 , above.
- a semiconductor device may include a temperature code generator 10 , a control signal generator 20 , an internal refresh signal generator 30 and an internal circuit 40 .
- the temperature code generator 10 may decode first to third temperature signals TEMP ⁇ 1:3> to generate first to third temperature code signals TCODE ⁇ 1:3> after a pulse of an internal refresh signal IREF is inputted thereto.
- the first to third temperature signals TEMP ⁇ 1:3> may include temperature information of the internal circuit 40 .
- the control signal generator 20 may decode first and second mode set signals M_TCR ⁇ 1:2> and the first to third temperature code signals TCODE ⁇ 1:3> to generate first to third control signals TCR ⁇ 1:3>, one of which is selectively enabled.
- the internal refresh signal generator 30 may output a refresh command signal REF as the internal refresh signal IREF when the first control signal TCR ⁇ 1> is enabled.
- the internal refresh signal generator 30 may output the refresh command signal REF as the internal refresh signal IREF at a moment that the refresh command signal REF is inputted thereto by a first predetermined number of times when the second control signal TCR ⁇ 2> is enabled.
- the internal refresh signal generator 30 may output the refresh command signal REF as the internal refresh signal IREF at a moment that the refresh command signal REF is inputted thereto by a second predetermined number of times when the third control signal TCR ⁇ 3> is enabled.
- the first predetermined number of times may be twice and second predetermined number of times may be four times. The first predetermined number of times and the second predetermined number of times may be set to be different according to the embodiments.
- the internal circuit 40 may include a plurality of memory cells and may sense and amplify data signals outputted from the memory cells to execute a refresh operation when the internal refresh signal IREF is inputted thereto.
- a configuration of the temperature code generator 10 will be described more fully hereinafter with reference to FIG. 2 .
- the temperature code generator 10 may include a buffer 11 , a transmission signal generator 12 and a temperature code output unit 13 .
- the buffer 11 may inversely buffer the internal refresh signal IREF to generate an update signal TUP.
- the transmission signal generator 12 may include a first flip-flop 121 that outputs the first temperature signal TEMP ⁇ 1> as a first transmission signal TS ⁇ 1> when a level of the update signal TUP is changed from a logic “low” level into a logic “high” level, a second flip-flop 122 that outputs the second temperature signal TEMP ⁇ 2> as a second transmission signal TS ⁇ 2> when a level of the update signal TUP is changed from a logic “low” level into a logic “high” level, and a third flip-flop 123 that outputs the third temperature signal TEMP ⁇ 3> as a third transmission signal TS ⁇ 3> when a level of the update signal TUP is changed from a logic “low” level into a logic “high” level.
- the first to third flip-flops 121 , 122 and 123 may output input signals thereof as output signals thereof when levels of the first to third temperature signals TEMP ⁇ 1:3> are changed.
- logic levels of the first to third temperature signals TEMP ⁇ 1:3> according to a temperature of the internal circuit 40 may be set as listed in the following table 1.
- the first temperature may be higher than the second temperature, and the second temperature may be higher than the third temperature.
- the first temperature may be referred to as a high temperature and the second and third temperatures may be referred to as low temperatures.
- the temperature code output unit 13 may include a first temperature code output unit 131 , a second temperature code output unit 132 and a third temperature code output unit 133 .
- the first temperature code output unit 131 may generate the first temperature code signal TCODE ⁇ 1> that selectively have a logic “high” level when the first transmission signal TS ⁇ 1> has a logic “high” level and the second and third transmission signals TS ⁇ 2:3> have a logic “low” level.
- the second temperature code output unit 132 may generate the second temperature code signal TCODE ⁇ 2> that selectively have a logic “high” level when the first and third transmission signals TS ⁇ 1> and TS ⁇ 3> have a logic “low” level and the second transmission signal TS ⁇ 2> has a logic “high” level.
- the third temperature code output unit 133 may generate the third temperature code signal TCODE ⁇ 3> that selectively have a logic “high” level when the first and second transmission signals TS ⁇ 1:2> have a logic “low” level and the third transmission signal TS ⁇ 3> has a logic “high” level.
- control signal generator 20 A configuration of the control signal generator 20 will be described more fully hereinafter with reference to FIG. 3 .
- control signal generator 20 may include an operation mode signal generator 21 and a decoder 22 .
- the operation mode signal generator 21 may generate first and second operation mode signals NORMAL and EXTEND, one of which is selectively enabled according to a logic combination of the first and second mode set signals M_TCR ⁇ 1:2>.
- the first and second mode set signals M_TCR ⁇ 1:2> may be signals for setting a normal mode and an extended mode that control a refresh cycle time in a mode register set (MRS).
- the first operation mode signal NORMAL may be a signal that puts the semiconductor device into the normal mode
- the second operation mode signal EXTEND may be a signal that puts the semiconductor device into the extended mode.
- Logic levels of the first and second operation mode signals NORMAL and EXTEND according to the first and second mode set signals M_TCR ⁇ 1:2> may be summarized as listed in the following table 2.
- the decoder 22 may decode the first to third temperature code signals TCODE ⁇ 1:3> according to the first and second operation mode signals NORMAL and EXTEND to generate the first to third control signals TCR ⁇ 1:3>.
- logic levels of the first to third control signals TCR ⁇ 1:3> according to a temperature of the internal circuit 40 may be summarized as listed in the following table 3.
- logic levels of the first to third control signals TCR ⁇ 1:3> according to a temperature of the internal circuit 40 may be summarized as listed in the following table 4.
- a configuration of the internal refresh signal generator 30 will be described more fully hereinafter with reference to FIG. 4 .
- the internal refresh signal generator 30 may include a count unit 31 , an enablement signal generator 32 and a logic unit 33 .
- the count unit 31 may include a transmission control signal generator 311 and a counter 312 .
- the transmission control signal generator 311 may generate a transmission control signal TCON which is enabled to have a logic “high” level when the refresh command signal REF or the first control signal TCR ⁇ 1> is inputted thereto.
- the counter 312 may generate first to fourth count signals CNT ⁇ 1:4> which are initialized to have predetermined logic levels in an initialization mode and which are sequentially counted when the transmission control signal TCON is enabled. In the initialization mode, the first to third control signals TCR ⁇ 1:3> may be set to have a logic “low” level and the fourth control signal TCR ⁇ 4> may be set to have a logic “high” level.
- the counter 312 may include a fourth flip-flop 3121 that outputs the fourth count signal CNT ⁇ 4> as the first count signal CNT ⁇ 1> when the transmission control signal TCON having a logic “high” level is inputted thereto, a fifth flip-flop 3122 that outputs the first count signal CNT ⁇ 1> as the second count signal CNT ⁇ 2> when the transmission control signal TCON having a logic “high” level is inputted thereto, a sixth flip-flop 3123 that outputs the second count signal CNT ⁇ 2> as the third count signal CNT ⁇ 3> when the transmission control signal TCON having a logic “high” level is inputted thereto, and a seventh flip-flop 3124 that outputs the third count signal CNT ⁇ 3> as the fourth count signal CNT ⁇ 4> when the transmission control signal TCON having a logic “high” level is inputted thereto.
- a fourth flip-flop 3121 that outputs the fourth count signal CNT ⁇ 4> as the first count signal CNT ⁇ 1> when the transmission control signal TCON having a logic
- the enablement signal generator 32 may generate an enablement signal EN having a logic “high” level when the first control signal TCR ⁇ 1> is enabled. Further, the enablement signal generator 32 may generate the enablement signal EN having a logic “high” level when the second control signal TCR ⁇ 2> is enabled and the first or third count signal CNT ⁇ 1> or CNT ⁇ 3> having a logic “high” level is inputted thereto. Moreover, the enablement signal generator 32 may generate the enablement signal EN having a logic “high” level when the third control signal TCR ⁇ 3> is enabled and the first count signal CNT ⁇ 1> having a logic “high” level is inputted thereto.
- the logic unit 33 may output the refresh command signal REF as the internal refresh signal IREF when the enablement signal EN is enabled to have a logic “high” level.
- a configuration of the enablement signal generator 32 will be described more fully hereinafter with reference to FIG. 5 .
- the enablement signal generator 32 may include a first driver 321 , a second driver 322 and a third driver 323 .
- the first driver 321 may be coupled between a power supply voltage signal VDD terminal and a node ND 31 .
- the first driver 321 may drive the node ND 31 to generate the enablement signal EN having a logic “high” level outputted through the node ND 31 when the first control signal TCR ⁇ 1> having a logic “high” level is inputted thereto.
- the second driver 322 may drive the node ND 31 to generate the enablement signal EN having a logic “high” level outputted through the node ND 31 when the second control signal TCR ⁇ 2> having a logic “high” level is inputted thereto and the first or third count signal CNT ⁇ 1> or CNT ⁇ 3> having a logic “high” level is inputted thereto.
- the third driver 323 may drive the node ND 31 to generate the enablement signal EN having a logic “high” level outputted through the node ND 31 when the third control signal TCR ⁇ 3> having a logic “high” level is inputted thereto and the first count signal CNT ⁇ 1> having a logic “high” level is inputted thereto.
- the operation mode signal generator 21 of the control signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “low” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to put the semiconductor device into the normal mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “low” level, the second temperature code signal TCODE ⁇ 2> having a logic “high” level and the third temperature code signal TCODE ⁇ 3> having a logic “low” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “low” level, the second control signal TCR ⁇ 2> having a logic “high” level and the third control signal TCR ⁇ 3> having a logic “low” level.
- the first temperature code signal TCODE ⁇ 1> having a logic “low” level, the second temperature code signal TCODE ⁇ 2> having a logic “high” level and the third temperature code signal TCODE ⁇ 3> having a logic “low” level may mean that the internal circuit 40 has a low temperature.
- the count unit 31 of the internal refresh signal generator 30 may receive a first pulse (having a logic “high” level) of the refresh command signal REF to generate the first count signal CNT ⁇ 1> having a logic “high” level and the second to fourth count signals CNT ⁇ 2:4> having a logic “low” level.
- the enablement signal generator 32 may receive the second control signal TCR ⁇ 2> having a logic “high” level and the first count signal CNT ⁇ 1> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF as the internal refresh signal IREF.
- the internal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a first pulse of the refresh command signal REF, to execute a refresh operation.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level.
- the transmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP ⁇ 1:3> as the first to third transmission signals TS ⁇ 1:3>.
- the temperature code output unit 13 does not update the first to third temperature code signals TCODE ⁇ 1:3> because levels of the first to third transmission signals TS ⁇ 1:3> are not changed.
- the operation mode signal generator 21 of the control signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “low” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to still put the semiconductor device into the normal mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “low” level, the second temperature code signal TCODE ⁇ 2> having a logic “high” level and the third temperature code signal TCODE ⁇ 3> having a logic “low” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “low” level, the second control signal TCR ⁇ 2> having a logic “high” level and the third control signal TCR ⁇ 3> having a logic “low” level.
- the count unit 31 of the internal refresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR ⁇ 1> having a logic “low” level not to count the first to fourth count signals CNT ⁇ 1:4>.
- the enablement signal generator 32 may receive the second control signal TCR ⁇ 2> having a logic “high” level and the first count signal CNT ⁇ 1> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “low” level as the internal refresh signal IREF.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level.
- the transmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP ⁇ 1> having a logic “low” level, the second temperature signal TEMP ⁇ 2> having a logic “high” level and the third temperature signal TEMP ⁇ 3> having a logic “low” level as the first transmission signal TS ⁇ 1>, the second transmission signal TS ⁇ 2> and the third transmission signal TS ⁇ 3> respectively.
- the temperature code output unit 13 may decode the first to third transmission signals TS ⁇ 1:3> to update levels of the first to third temperature code signals TCODE ⁇ 1:3>.
- the first temperature signal TEMP ⁇ 1> having a logic “low” level, the second temperature signal TEMP ⁇ 2> having a logic “high” level and the third temperature signal TEMP ⁇ 3> having a logic “low” level may mean that the internal circuit 40 has a low temperature.
- the count unit 31 of the internal refresh signal generator 30 may receive a second pulse (having a logic “high” level) of the refresh command signal REF to generate the second count signal CNT ⁇ 2> having a logic “high” level and the first, third and fourth count signals CNT ⁇ 1>, CNT ⁇ 3> and ⁇ 4> having a logic “low” level.
- the enablement signal generator 32 may receive the second control signal TCR ⁇ 2> having a logic “high” level and the first and third count signals CNT ⁇ 1> and CNT ⁇ 3> having a logic “low” level to generate the enablement signal EN having a logic “low” level.
- the logic unit 33 may receive the enablement signal EN having a logic “low” level to generate the internal refresh signal IREF having a logic “low” level.
- the internal circuit 40 may receive the internal refresh signal IREF having a logic “low” level not to execute a refresh operation.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level.
- the transmission signal generator 12 does not output the first to third temperature signals TEMP ⁇ 1:3> as the first to third transmission signals TS ⁇ 1:3> because a level of the update signal TUP is not changed.
- the temperature code output unit 13 does not update the first to third temperature code signals TCODE ⁇ 1:3> because levels of the first to third transmission signals TS ⁇ 1:3> are not changed.
- the operation mode signal generator 21 of the control signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “low” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to put the semiconductor device into the normal mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “low” level, the second temperature code signal TCODE ⁇ 2> having a logic “high” level and the third temperature code signal TCODE ⁇ 3> having a logic “low” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “low” level, the second control signal TCR ⁇ 2> having a logic “high” level and the third control signal TCR ⁇ 3> having a logic “low” level.
- the count unit 31 of the internal refresh signal generator 30 may receive a third pulse (having a logic “high” level) of the refresh command signal REF to generate the third count signal CNT ⁇ 3> having a logic “high” level and the first, second and fourth count signals CNT ⁇ 1>, CNT ⁇ 2> and CNT ⁇ 4> having a logic “low” level.
- the enablement signal generator 32 may receive the second control signal TCR ⁇ 2> having a logic “high” level and the third count signal CNT ⁇ 3> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF as the internal refresh signal IREF.
- the internal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a third pulse of the refresh command signal REF, to execute a refresh operation.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level.
- the transmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP ⁇ 1:3> as the first to third transmission signals TS ⁇ 1:3>.
- the temperature code output unit 13 does not update the first to third temperature code signals TCODE ⁇ 1:3> because levels of the first to third transmission signals TS ⁇ 1:3> are not changed.
- the count unit 31 of the internal refresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR ⁇ 1> having a logic “low” level not to count the first to fourth count signals CNT ⁇ 1:4>.
- the enablement signal generator 32 may receive the second control signal TCR ⁇ 2> having a logic “high” level and the first count signal CNT ⁇ 1> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “low” level as the internal refresh signal IREF.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level.
- the transmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP ⁇ 1> having a logic “low” level, the second temperature signal TEMP ⁇ 2> having a logic “low” level and the third temperature signal TEMP ⁇ 3> having a logic “high” level as the first transmission signal TS ⁇ 1>, the second transmission signal TS ⁇ 2> and the third transmission signal TS ⁇ 3> respectively.
- the temperature code output unit 13 may decode the first to third transmission signals TS ⁇ 1:3> to update levels of the first to third temperature code signals TCODE ⁇ 1:3>.
- the first temperature signal TEMP ⁇ 1> having a logic “low” level, the second temperature signal TEMP ⁇ 2> having a logic “low” level and the third temperature signal TEMP ⁇ 3> having a logic “high” level may mean that the internal circuit 40 has a high temperature.
- the operation mode signal generator 21 of the control signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “low” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to put the semiconductor device into the normal mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “low” level, the second temperature code signal TCODE ⁇ 2> having a logic “low” level and the third temperature code signal TCODE ⁇ 3> having a logic “high” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “high” level, the second control signal TCR ⁇ 2> having a logic “low” level and the third control signal TCR ⁇ 3> having a logic “low” level.
- the operation mode signal generator 21 of the control signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “low” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to put the semiconductor device into the normal mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “low” level, the second temperature code signal TCODE ⁇ 2> having a logic “low” level and the third temperature code signal TCODE ⁇ 3> having a logic “high” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “high” level, the second control signal TCR ⁇ 2> having a logic “low” level and the third control signal TCR ⁇ 3> having a logic “low” level.
- the count unit 31 of the internal refresh signal generator 30 may receive a fourth pulse (having a logic “high” level) of the refresh command signal REF to generate the first to third count signals CNT ⁇ 1:3> having a logic “low” level and the fourth count signal CNT ⁇ 4> having a logic “high” level.
- the enablement signal generator 32 may receive the first control signal TCR ⁇ 1> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF as the internal refresh signal IREF.
- the internal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a fourth pulse of the refresh command signal REF, to execute a refresh operation.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level.
- the transmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP ⁇ 1:3> as the first to third transmission signals TS ⁇ 1:3>.
- the temperature code output unit 13 does not update the first to third temperature code signals TCODE ⁇ 1:3> because levels of the first to third transmission signals TS ⁇ 1:3> are not changed.
- the operation mode signal generator 21 of the control signal generator 20 may generate the second operation mode signal EXTEND having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “high” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to put the semiconductor device into the extended mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “high” level, the second temperature code signal TCODE ⁇ 2> having a logic “low” level and the third temperature code signal TCODE ⁇ 3> having a logic “low” level in response to the second operation mode signal EXTEND having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “low” level, the second control signal TCR ⁇ 2> having a logic “low” level and the third control signal TCR ⁇ 3> having a logic “high” level.
- the count unit 31 of the internal refresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR ⁇ 1> having a logic “low” level not to count the first to fourth count signals CNT ⁇ 1:4>.
- the enablement signal generator 32 may receive the third control signal TCR ⁇ 3> having a logic “high” level and the first count signal CNT ⁇ 1> having a logic “low” level to generate the enablement signal EN having a logic “low” level.
- the logic unit 33 may receive the enablement signal EN having a logic “low” level to generate the internal refresh signal IREF having a logic “low” level.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level.
- the transmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP ⁇ 1> having a logic “high” level, the second temperature signal TEMP ⁇ 2> having a logic “low” level and the third temperature signal TEMP ⁇ 3> having a logic “low” level as the first transmission signal TS ⁇ 1>, the second transmission signal TS ⁇ 2> and the third transmission signal TS ⁇ 3> respectively.
- the temperature code output unit 13 may decode the first to third transmission signals TS ⁇ 1:3> to update levels of the first to third temperature code signals TCODE ⁇ 1:3>.
- the first temperature signal TEMP ⁇ 1> having a logic “high” level, the second temperature signal TEMP ⁇ 2> having a logic “low” level and the third temperature signal TEMP ⁇ 3> having a logic “low” level may mean that the internal circuit 40 has a low temperature.
- the operation mode signal generator 21 of the control signal generator 20 may generate the second operation mode signal EXTEND having a logic “high” level in response to the first mode set signal M_TCR ⁇ 1> having a logic “high” level and the second mode set signal M_TCR ⁇ 2> having a logic “high” level to still put the semiconductor device into the extended mode.
- the decoder 22 may decode the first temperature code signal TCODE ⁇ 1> having a logic “high” level, the second temperature code signal TCODE ⁇ 2> having a logic “low” level and the third temperature code signal TCODE ⁇ 3> having a logic “low” level in response to the second operation mode signal EXTEND having a logic “high” level to generate the first control signal TCR ⁇ 1> having a logic “low” level, the second control signal TCR ⁇ 2> having a logic “low” level and the third control signal TCR ⁇ 3> having a logic “high” level.
- the count unit 31 of the internal refresh signal generator 30 may receive a fifth pulse (having a logic “high” level) of the refresh command signal REF to generate the first count signal CNT ⁇ 1> having a logic “high” level and the second to fourth count signals CNT ⁇ 2:4> having a logic “low” level.
- the enablement signal generator 32 may receive the third control signal TCR ⁇ 3> having a logic “high” level and the first count signal CNT ⁇ 1> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “high” level as the internal refresh signal IREF.
- the internal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a fifth pulse of the refresh command signal REF, to execute a refresh operation.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level.
- the transmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP ⁇ 1:3> as the first to third transmission signals TS ⁇ 1:3>.
- the temperature code output unit 13 does not update the first to third temperature code signals TCODE ⁇ 1:3> because levels of the first to third transmission signals TS ⁇ 1:3> are not changed.
- the count unit 31 of the internal refresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR ⁇ 1> having a logic “low” level not to count the first to fourth count signals CNT ⁇ 1:4>.
- the enablement signal generator 32 may receive the third control signal TCR ⁇ 3> having a logic “high” level and the first count signal CNT ⁇ 1> having a logic “high” level to generate the enablement signal EN having a logic “high” level.
- the logic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “low” level as the internal refresh signal IREF.
- the buffer 11 of the temperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level.
- the transmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP ⁇ 1> having a logic “low” level, the second temperature signal TEMP ⁇ 2> having a logic “high” level and the third temperature signal TEMP ⁇ 3> having a logic “low” level as the first transmission signal TS ⁇ 1>, the second transmission signal TS ⁇ 2> and the third transmission signal TS ⁇ 3> respectively.
- the temperature code output unit 13 may decode the first to third transmission signals TS ⁇ 1:3> to update levels of the first to third temperature code signals TCODE ⁇ 1:3>.
- the first temperature signal TEMP ⁇ 1> having a logic “low” level, the second temperature signal TEMP ⁇ 2> having a logic “high” level and the third temperature signal TEMP ⁇ 3> having a logic “low” level may mean that the internal circuit 40 has a low temperature.
- a semiconductor device may output a refresh command signal as an internal refresh signal according to an operation mode and a temperature to control the number of times of a refresh operation. Further, when a level of the internal refresh signal is changed from a logic “high” level to a logic “low” level, temperature signals may be updated into temperature code signals.
- FIG. 7 a block diagram of a system employing a memory controller in accordance with embodiments of the invention is illustrated and generally designated by a reference numeral 1000 .
- the system 1000 may include one or more processors or central processing units (“CPUs”) 1100 .
- the CPU 1100 may be used individually or in combination with other CPUs. While the CPU 1100 will be referred to primarily in the singular, it will be understood by those skilled in the art that a system with any number of physical or logical CPUs may be implemented.
- a chipset 1150 may be operably coupled to the CPU 1100 .
- the chipset 1150 is a communication pathway for signals between the CPU 1100 and other components of the system 1000 , which may include a memory controller 1200 , an input/output (“I/O”) bus 1250 , and a disk drive controller 1300 .
- I/O input/output
- disk drive controller 1300 disk drive controller
- any one of a number of different signals may be transmitted through the chipset 1150 , and those skilled in the art will appreciate that the routing of the signals throughout the system 1000 can be readily adjusted without changing the underlying nature of the system.
- the memory controller 1200 may be operably coupled to the chipset 1150 .
- the memory controller 1200 can receive a request provided from the CPU 1100 , through the chipset 1150 .
- the memory controller 1200 may be integrated into the chipset 1150 .
- the memory controller 1200 may be operably coupled to one or more memory devices 1350 .
- the memory devices 1350 may include the semiconductor device discussed above with reference to FIGS.
- the semiconductor device may includes a temperature code generator suitable for decoding temperature signals to generate temperature code signals after a pulse of an internal refresh signal is inputted thereto; a control signal generator suitable for generating first and second control signals, one of which is selectively enabled in response to the temperature code signals and mode set signals received externally from the control signal generator, the temperature code signals being received from the temperature code generator; and an internal refresh signal generator suitable for outputting a refresh command signal as the internal refresh signal to the temperature code generator when the first control signal is enabled and suitable for outputting the refresh command signal as the internal refresh signal to the temperature code generator at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled.
- the memory devices 1350 may be any one of a number of industry standard memory types, including but not limited to, single inline memory modules (“SIMMs”) and dual inline memory modules (“DIMMs”). Further, the memory devices 1350 may facilitate the safe removal of the external data storage devices by storing both instructions and data.
- SIMMs single inline memory modules
- DIMMs dual inline memory modules
- the chipset 1150 may also be coupled to the I/O bus 1250 .
- the I/O bus 1250 may serve as a communication pathway for signals from the chipset 1150 to I/O devices 1410 , 1420 and 1430 .
- the I/O devices 1410 , 1420 and 1430 may include a mouse 1410 , a video display 1420 , or a keyboard 1430 .
- the I/O bus 1250 may employ any one of a number of communications protocols to communicate with the I/O devices 1410 , 1420 , and 1430 . Further, the I/O bus 1250 may be integrated into the chipset 1150 .
- the disk drive controller 1450 may also be operably coupled to the chipset 1150 .
- the disk drive controller 1450 may serve as the communication pathway between the chipset 1150 and one or more internal disk drives 1450 .
- the internal disk drive 1450 may facilitate disconnection of the external data storage devices by storing both instructions and data.
- the disk drive controller 1300 and the internal disk drives 1450 may communicate with each other or with the chipset 1150 using virtually any type of communication protocol, including all of those mentioned above with regard to the I/O bus 1250 .
- system 1000 described above in relation to FIG. 7 is merely one example of a system employing semiconductor device which may output a refresh command signal as an internal refresh signal according to an operation mode and a temperature to control the number of times of a refresh operation. Further, when a level of the internal refresh signal is changed from a logic “high” level to a logic “low” level, temperature signals may be updated into temperature code signals. In alternate embodiments, such as cellular phones or digital cameras, the components may differ from the embodiment shown in FIG. 7 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Description
- The present application claims priority under 35 U.S.C 119(a) to Korean Application No. 10-2013-0121773, filed on Oct. 14, 2013, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety as set forth in full.
- 1. Technical Field
- Embodiments of the present disclosure generally relate to semiconductor devices, and more particularly to semiconductor devices including a control signal generator and an internal refresh signal generator.
- 2. Related Art
- In the electronics industry, highly integrated fast volatile memory devices such as high performance dynamic random access memory (DRAM) devices widely used as memory devices are increasingly in demand with the development of higher performance electronic systems such as personal computers or communication systems. In particular, when semiconductor devices such as the DRAM devices are employed in cellular phones or notebook computers, the semiconductor devices have to be designed to have an excellent low power consumption characteristic. Accordingly, a lot of efforts have been focused on reduction of an operating current and a standby current of the semiconductor devices.
- A data retention characteristic of a DRAM cell including a single transistor and a single storage capacitor may be very sensitive to a temperature. Thus, it may be necessary to control operation conditions of internal circuit blocks in a semiconductor integrated circuit according to variation of circumferential temperature. For example, DRAM devices employed in mobile systems may be designed to control a refresh cycle time according to variation of circumferential temperature. Temperature sensors such as digital temperature sensor regulators (DTSRs) or analog temperature sensor regulators (ATSRs) have been widely used to control the operation conditions of semiconductor devices such as DRAM devices according to variation of circumferential temperature. These temperature sensors may detect a relatively high temperature and may control an operation cycle time to reduce power consumption in a self-refresh mode. Further, the temperature sensors may monitor a circumferential temperature in a normal operation mode.
- Meanwhile, the joint electron device engineering council (JEDEC) regulates a normal mode and an extended mode that control an operation cycle time (i.e., a refresh cycle time) of the semiconductor devices using a mode register set (MRS) in a refresh mode. The refresh cycle time of the semiconductor devices may be set to be reduced in the normal mode and may be set to be increased in the extended mode.
- Various embodiments are directed to semiconductor devices.
- According to some embodiments, a semiconductor device includes a control signal generator and an internal refresh signal generator. The control signal generator generates first and second control signals, one of which is selectively enabled in response to temperature code signals and mode set signals after a pulse of an internal refresh signal is outputted by the internal refresh signal generator. The temperature code signals are obtained from temperature signals. The internal refresh signal generator outputs a refresh command signal as the internal refresh signal when the first control signal is enabled. Further, the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled.
- According to further embodiments, a semiconductor device includes a temperature code generator, a control signal generator and an internal refresh signal generator. The temperature code generator decodes temperature signals to generate temperature code signals after a pulse of an internal refresh signal is inputted thereto. The control signal generator generates first to third control signals, one of which is selectively enabled in response to the temperature code signals and mode set signals. The internal refresh signal generator outputs a refresh command signal as the internal refresh signal when the first control signal is enabled. Moreover, the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a first predetermined number of times when the second control signal is enabled. Furthermore, the internal refresh signal generator outputs the refresh command signal as the internal refresh signal at a moment that the refresh command signal is inputted thereto by a second predetermined number of times when the third control signal is enabled.
- According to further embodiments, a system includes a processor; a memory controller configured to receive a mode set signal from the processor; and a memory device configured to receive the mode set signal from the memory controller, wherein the memory device includes a temperature code generator suitable for decoding temperature signals to generate temperature code signals after a pulse of an internal refresh signal is inputted thereto; a control signal generator suitable for generating first and second control signals, one of which is selectively enabled in response to the temperature code signals and mode set signals received externally from the control signal generator, the temperature code signals being received from the temperature code generator; and an internal refresh signal generator suitable for outputting a refresh command signal as the internal refresh signal to the temperature code generator when the first control signal is enabled and suitable for outputting the refresh command signal as the internal refresh signal to the temperature code generator at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled.
- Embodiments of the present invention will become more apparent in view of the attached drawings and accompanying detailed descriptions, in which:
-
FIG. 1 is a block diagram illustrating a semiconductor device according to an embodiment of the present invention; -
FIG. 2 is a logic circuit diagram illustrating a temperature code generator included in the semiconductor device ofFIG. 1 ; -
FIG. 3 is a block diagram illustrating a control signal generator included in the semiconductor device ofFIG. 1 ; -
FIG. 4 is a block diagram illustrating an internal refresh signal generator included in the semiconductor device ofFIG. 1 ; -
FIG. 5 is a logic circuit diagram illustrating an enablement signal generator included in the internal refresh signal generator ofFIG. 4 ; and -
FIG. 6 is a timing diagram illustrating an operation of a semiconductor device according to an embodiment of the present invention. -
FIG. 7 illustrates a block diagram of a system employing the semiconductor device in accordance with the embodiments associated withFIGS. 1-6 , above. - Various embodiments of the present invention will be described hereinafter with reference to the accompanying drawings. However, the embodiments described herein are for illustrative purposes only and are not intended to limit the scope of the present invention.
- Referring to
FIG. 1 , a semiconductor device according to an embodiment may include atemperature code generator 10, acontrol signal generator 20, an internalrefresh signal generator 30 and aninternal circuit 40. - The
temperature code generator 10 may decode first to third temperature signals TEMP<1:3> to generate first to third temperature code signals TCODE<1:3> after a pulse of an internal refresh signal IREF is inputted thereto. The first to third temperature signals TEMP<1:3> may include temperature information of theinternal circuit 40. - The
control signal generator 20 may decode first and second mode set signals M_TCR<1:2> and the first to third temperature code signals TCODE<1:3> to generate first to third control signals TCR<1:3>, one of which is selectively enabled. - The internal
refresh signal generator 30 may output a refresh command signal REF as the internal refresh signal IREF when the first control signal TCR<1> is enabled. The internalrefresh signal generator 30 may output the refresh command signal REF as the internal refresh signal IREF at a moment that the refresh command signal REF is inputted thereto by a first predetermined number of times when the second control signal TCR<2> is enabled. The internalrefresh signal generator 30 may output the refresh command signal REF as the internal refresh signal IREF at a moment that the refresh command signal REF is inputted thereto by a second predetermined number of times when the third control signal TCR<3> is enabled. In some embodiments, the first predetermined number of times may be twice and second predetermined number of times may be four times. The first predetermined number of times and the second predetermined number of times may be set to be different according to the embodiments. - The
internal circuit 40 may include a plurality of memory cells and may sense and amplify data signals outputted from the memory cells to execute a refresh operation when the internal refresh signal IREF is inputted thereto. - A configuration of the
temperature code generator 10 will be described more fully hereinafter with reference toFIG. 2 . - Referring to
FIG. 2 , thetemperature code generator 10 may include abuffer 11, atransmission signal generator 12 and a temperaturecode output unit 13. - The
buffer 11 may inversely buffer the internal refresh signal IREF to generate an update signal TUP. - The
transmission signal generator 12 may include a first flip-flop 121 that outputs the first temperature signal TEMP<1> as a first transmission signal TS<1> when a level of the update signal TUP is changed from a logic “low” level into a logic “high” level, a second flip-flop 122 that outputs the second temperature signal TEMP<2> as a second transmission signal TS<2> when a level of the update signal TUP is changed from a logic “low” level into a logic “high” level, and a third flip-flop 123 that outputs the third temperature signal TEMP<3> as a third transmission signal TS<3> when a level of the update signal TUP is changed from a logic “low” level into a logic “high” level. The first to third flip-flops - In some embodiments, logic levels of the first to third temperature signals TEMP<1:3> according to a temperature of the
internal circuit 40 may be set as listed in the following table 1. -
TABLE 1 Temperature of Internal Circuit TEMP<1> TEMP<2> TEMP<3> First L L H Temperature Second L H L Temperature Third H L L Temperature - In the table 1, the first temperature may be higher than the second temperature, and the second temperature may be higher than the third temperature. In the present application, the first temperature may be referred to as a high temperature and the second and third temperatures may be referred to as low temperatures.
- The temperature
code output unit 13 may include a first temperaturecode output unit 131, a second temperaturecode output unit 132 and a third temperaturecode output unit 133. The first temperaturecode output unit 131 may generate the first temperature code signal TCODE<1> that selectively have a logic “high” level when the first transmission signal TS<1> has a logic “high” level and the second and third transmission signals TS<2:3> have a logic “low” level. The second temperaturecode output unit 132 may generate the second temperature code signal TCODE<2> that selectively have a logic “high” level when the first and third transmission signals TS<1> and TS<3> have a logic “low” level and the second transmission signal TS<2> has a logic “high” level. The third temperaturecode output unit 133 may generate the third temperature code signal TCODE<3> that selectively have a logic “high” level when the first and second transmission signals TS<1:2> have a logic “low” level and the third transmission signal TS<3> has a logic “high” level. - A configuration of the
control signal generator 20 will be described more fully hereinafter with reference toFIG. 3 . - Referring to
FIG. 3 , thecontrol signal generator 20 may include an operationmode signal generator 21 and adecoder 22. - The operation
mode signal generator 21 may generate first and second operation mode signals NORMAL and EXTEND, one of which is selectively enabled according to a logic combination of the first and second mode set signals M_TCR<1:2>. The first and second mode set signals M_TCR<1:2> may be signals for setting a normal mode and an extended mode that control a refresh cycle time in a mode register set (MRS). - The first operation mode signal NORMAL may be a signal that puts the semiconductor device into the normal mode, and the second operation mode signal EXTEND may be a signal that puts the semiconductor device into the extended mode. Logic levels of the first and second operation mode signals NORMAL and EXTEND according to the first and second mode set signals M_TCR<1:2> may be summarized as listed in the following table 2.
-
TABLE 2 M_TCR<1> M_TCR<2> NORMAL EXTEND Normal L H H L Mode Extended H H L H Mode - The
decoder 22 may decode the first to third temperature code signals TCODE<1:3> according to the first and second operation mode signals NORMAL and EXTEND to generate the first to third control signals TCR<1:3>. - When the first operation mode signal NORMAL is enabled to put the semiconductor device into the normal mode, logic levels of the first to third control signals TCR<1:3> according to a temperature of the
internal circuit 40 may be summarized as listed in the following table 3. -
TABLE 3 TCR<1> TCR<2> TCR<3> High H L L Temperature Low L H L Temperature - Further, when the second operation mode signal EXTEND is enabled to put the semiconductor device into the extended mode, logic levels of the first to third control signals TCR<1:3> according to a temperature of the
internal circuit 40 may be summarized as listed in the following table 4. -
TABLE 4 TCR<1> TCR<2> TCR<3> High L H L Temperature Low L L H Temperature - A configuration of the internal
refresh signal generator 30 will be described more fully hereinafter with reference toFIG. 4 . - Referring to
FIG. 4 , the internalrefresh signal generator 30 may include acount unit 31, anenablement signal generator 32 and alogic unit 33. - The
count unit 31 may include a transmissioncontrol signal generator 311 and acounter 312. The transmissioncontrol signal generator 311 may generate a transmission control signal TCON which is enabled to have a logic “high” level when the refresh command signal REF or the first control signal TCR<1> is inputted thereto. Thecounter 312 may generate first to fourth count signals CNT<1:4> which are initialized to have predetermined logic levels in an initialization mode and which are sequentially counted when the transmission control signal TCON is enabled. In the initialization mode, the first to third control signals TCR<1:3> may be set to have a logic “low” level and the fourth control signal TCR<4> may be set to have a logic “high” level. - More specifically, the
counter 312 may include a fourth flip-flop 3121 that outputs the fourth count signal CNT<4> as the first count signal CNT<1> when the transmission control signal TCON having a logic “high” level is inputted thereto, a fifth flip-flop 3122 that outputs the first count signal CNT<1> as the second count signal CNT<2> when the transmission control signal TCON having a logic “high” level is inputted thereto, a sixth flip-flop 3123 that outputs the second count signal CNT<2> as the third count signal CNT<3> when the transmission control signal TCON having a logic “high” level is inputted thereto, and a seventh flip-flop 3124 that outputs the third count signal CNT<3> as the fourth count signal CNT<4> when the transmission control signal TCON having a logic “high” level is inputted thereto. - The
enablement signal generator 32 may generate an enablement signal EN having a logic “high” level when the first control signal TCR<1> is enabled. Further, theenablement signal generator 32 may generate the enablement signal EN having a logic “high” level when the second control signal TCR<2> is enabled and the first or third count signal CNT<1> or CNT<3> having a logic “high” level is inputted thereto. Moreover, theenablement signal generator 32 may generate the enablement signal EN having a logic “high” level when the third control signal TCR<3> is enabled and the first count signal CNT<1> having a logic “high” level is inputted thereto. - The
logic unit 33 may output the refresh command signal REF as the internal refresh signal IREF when the enablement signal EN is enabled to have a logic “high” level. - A configuration of the
enablement signal generator 32 will be described more fully hereinafter with reference toFIG. 5 . - Referring to
FIG. 5 , theenablement signal generator 32 may include afirst driver 321, asecond driver 322 and athird driver 323. - The
first driver 321 may be coupled between a power supply voltage signal VDD terminal and a node ND31. Thefirst driver 321 may drive the node ND31 to generate the enablement signal EN having a logic “high” level outputted through the node ND31 when the first control signal TCR<1> having a logic “high” level is inputted thereto. - The
second driver 322 may drive the node ND31 to generate the enablement signal EN having a logic “high” level outputted through the node ND31 when the second control signal TCR<2> having a logic “high” level is inputted thereto and the first or third count signal CNT<1> or CNT<3> having a logic “high” level is inputted thereto. - The
third driver 323 may drive the node ND31 to generate the enablement signal EN having a logic “high” level outputted through the node ND31 when the third control signal TCR<3> having a logic “high” level is inputted thereto and the first count signal CNT<1> having a logic “high” level is inputted thereto. - An operation of the semiconductor device having the aforementioned configuration will be described in detail hereinafter with reference to
FIG. 6 in conjunction with an example in which a refresh cycle time is controlled according to a temperature of theinternal circuit 40 in the normal mode and an example in which the refresh cycle time is controlled according to a temperature of theinternal circuit 40 in the extended mode. - First, an operation for controlling the refresh cycle time according to a temperature of the
internal circuit 40 in the normal mode will be described hereinafter. - At a point of time “T1”, the operation
mode signal generator 21 of thecontrol signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “low” level and the second mode set signal M_TCR<2> having a logic “high” level to put the semiconductor device into the normal mode. - The
decoder 22 may decode the first temperature code signal TCODE<1> having a logic “low” level, the second temperature code signal TCODE<2> having a logic “high” level and the third temperature code signal TCODE<3> having a logic “low” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR<1> having a logic “low” level, the second control signal TCR<2> having a logic “high” level and the third control signal TCR<3> having a logic “low” level. The first temperature code signal TCODE<1> having a logic “low” level, the second temperature code signal TCODE<2> having a logic “high” level and the third temperature code signal TCODE<3> having a logic “low” level may mean that theinternal circuit 40 has a low temperature. - The
count unit 31 of the internalrefresh signal generator 30 may receive a first pulse (having a logic “high” level) of the refresh command signal REF to generate the first count signal CNT<1> having a logic “high” level and the second to fourth count signals CNT<2:4> having a logic “low” level. Theenablement signal generator 32 may receive the second control signal TCR<2> having a logic “high” level and the first count signal CNT<1> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF as the internal refresh signal IREF. In such a case, theinternal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a first pulse of the refresh command signal REF, to execute a refresh operation. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level. Thetransmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP<1:3> as the first to third transmission signals TS<1:3>. The temperaturecode output unit 13 does not update the first to third temperature code signals TCODE<1:3> because levels of the first to third transmission signals TS<1:3> are not changed. - At a point of time “T2”, the operation
mode signal generator 21 of thecontrol signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “low” level and the second mode set signal M_TCR<2> having a logic “high” level to still put the semiconductor device into the normal mode. Thedecoder 22 may decode the first temperature code signal TCODE<1> having a logic “low” level, the second temperature code signal TCODE<2> having a logic “high” level and the third temperature code signal TCODE<3> having a logic “low” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR<1> having a logic “low” level, the second control signal TCR<2> having a logic “high” level and the third control signal TCR<3> having a logic “low” level. - The
count unit 31 of the internalrefresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR<1> having a logic “low” level not to count the first to fourth count signals CNT<1:4>. Theenablement signal generator 32 may receive the second control signal TCR<2> having a logic “high” level and the first count signal CNT<1> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “low” level as the internal refresh signal IREF. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level. Thetransmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP<1> having a logic “low” level, the second temperature signal TEMP<2> having a logic “high” level and the third temperature signal TEMP<3> having a logic “low” level as the first transmission signal TS<1>, the second transmission signal TS<2> and the third transmission signal TS<3> respectively. The temperaturecode output unit 13 may decode the first to third transmission signals TS<1:3> to update levels of the first to third temperature code signals TCODE<1:3>. As described with reference to the table 1, the first temperature signal TEMP<1> having a logic “low” level, the second temperature signal TEMP<2> having a logic “high” level and the third temperature signal TEMP<3> having a logic “low” level may mean that theinternal circuit 40 has a low temperature. - At a point of time “T3”, the
count unit 31 of the internalrefresh signal generator 30 may receive a second pulse (having a logic “high” level) of the refresh command signal REF to generate the second count signal CNT<2> having a logic “high” level and the first, third and fourth count signals CNT<1>, CNT<3> and <4> having a logic “low” level. Theenablement signal generator 32 may receive the second control signal TCR<2> having a logic “high” level and the first and third count signals CNT<1> and CNT<3> having a logic “low” level to generate the enablement signal EN having a logic “low” level. Thelogic unit 33 may receive the enablement signal EN having a logic “low” level to generate the internal refresh signal IREF having a logic “low” level. In such a case, theinternal circuit 40 may receive the internal refresh signal IREF having a logic “low” level not to execute a refresh operation. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level. Thetransmission signal generator 12 does not output the first to third temperature signals TEMP<1:3> as the first to third transmission signals TS<1:3> because a level of the update signal TUP is not changed. The temperaturecode output unit 13 does not update the first to third temperature code signals TCODE<1:3> because levels of the first to third transmission signals TS<1:3> are not changed. - At a point of time “T4”, the operation
mode signal generator 21 of thecontrol signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “low” level and the second mode set signal M_TCR<2> having a logic “high” level to put the semiconductor device into the normal mode. Thedecoder 22 may decode the first temperature code signal TCODE<1> having a logic “low” level, the second temperature code signal TCODE<2> having a logic “high” level and the third temperature code signal TCODE<3> having a logic “low” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR<1> having a logic “low” level, the second control signal TCR<2> having a logic “high” level and the third control signal TCR<3> having a logic “low” level. - The
count unit 31 of the internalrefresh signal generator 30 may receive a third pulse (having a logic “high” level) of the refresh command signal REF to generate the third count signal CNT<3> having a logic “high” level and the first, second and fourth count signals CNT<1>, CNT<2> and CNT<4> having a logic “low” level. Theenablement signal generator 32 may receive the second control signal TCR<2> having a logic “high” level and the third count signal CNT<3> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF as the internal refresh signal IREF. In such a case, theinternal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a third pulse of the refresh command signal REF, to execute a refresh operation. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level. Thetransmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP<1:3> as the first to third transmission signals TS<1:3>. The temperaturecode output unit 13 does not update the first to third temperature code signals TCODE<1:3> because levels of the first to third transmission signals TS<1:3> are not changed. - At a point of time “T5”, the
count unit 31 of the internalrefresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR<1> having a logic “low” level not to count the first to fourth count signals CNT<1:4>. Theenablement signal generator 32 may receive the second control signal TCR<2> having a logic “high” level and the first count signal CNT<1> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “low” level as the internal refresh signal IREF. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level. Thetransmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP<1> having a logic “low” level, the second temperature signal TEMP<2> having a logic “low” level and the third temperature signal TEMP<3> having a logic “high” level as the first transmission signal TS<1>, the second transmission signal TS<2> and the third transmission signal TS<3> respectively. The temperaturecode output unit 13 may decode the first to third transmission signals TS<1:3> to update levels of the first to third temperature code signals TCODE<1:3>. As described with reference to the table 1, the first temperature signal TEMP<1> having a logic “low” level, the second temperature signal TEMP<2> having a logic “low” level and the third temperature signal TEMP<3> having a logic “high” level may mean that theinternal circuit 40 has a high temperature. - The operation
mode signal generator 21 of thecontrol signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “low” level and the second mode set signal M_TCR<2> having a logic “high” level to put the semiconductor device into the normal mode. Thedecoder 22 may decode the first temperature code signal TCODE<1> having a logic “low” level, the second temperature code signal TCODE<2> having a logic “low” level and the third temperature code signal TCODE<3> having a logic “high” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR<1> having a logic “high” level, the second control signal TCR<2> having a logic “low” level and the third control signal TCR<3> having a logic “low” level. - At a point of time “T6”, the operation
mode signal generator 21 of thecontrol signal generator 20 may generate the first operation mode signal NORMAL having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “low” level and the second mode set signal M_TCR<2> having a logic “high” level to put the semiconductor device into the normal mode. Thedecoder 22 may decode the first temperature code signal TCODE<1> having a logic “low” level, the second temperature code signal TCODE<2> having a logic “low” level and the third temperature code signal TCODE<3> having a logic “high” level in response to the first operation mode signal NORMAL having a logic “high” level to generate the first control signal TCR<1> having a logic “high” level, the second control signal TCR<2> having a logic “low” level and the third control signal TCR<3> having a logic “low” level. - The
count unit 31 of the internalrefresh signal generator 30 may receive a fourth pulse (having a logic “high” level) of the refresh command signal REF to generate the first to third count signals CNT<1:3> having a logic “low” level and the fourth count signal CNT<4> having a logic “high” level. Theenablement signal generator 32 may receive the first control signal TCR<1> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF as the internal refresh signal IREF. In such a case, theinternal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a fourth pulse of the refresh command signal REF, to execute a refresh operation. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level. Thetransmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP<1:3> as the first to third transmission signals TS<1:3>. The temperaturecode output unit 13 does not update the first to third temperature code signals TCODE<1:3> because levels of the first to third transmission signals TS<1:3> are not changed. - Now, an operation for controlling the refresh cycle time according to a temperature of the
internal circuit 40 in the extended mode will be described hereinafter. - At a point of time “T7”, the operation
mode signal generator 21 of thecontrol signal generator 20 may generate the second operation mode signal EXTEND having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “high” level and the second mode set signal M_TCR<2> having a logic “high” level to put the semiconductor device into the extended mode. Thedecoder 22 may decode the first temperature code signal TCODE<1> having a logic “high” level, the second temperature code signal TCODE<2> having a logic “low” level and the third temperature code signal TCODE<3> having a logic “low” level in response to the second operation mode signal EXTEND having a logic “high” level to generate the first control signal TCR<1> having a logic “low” level, the second control signal TCR<2> having a logic “low” level and the third control signal TCR<3> having a logic “high” level. - The
count unit 31 of the internalrefresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR<1> having a logic “low” level not to count the first to fourth count signals CNT<1:4>. Theenablement signal generator 32 may receive the third control signal TCR<3> having a logic “high” level and the first count signal CNT<1> having a logic “low” level to generate the enablement signal EN having a logic “low” level. Thelogic unit 33 may receive the enablement signal EN having a logic “low” level to generate the internal refresh signal IREF having a logic “low” level. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level. Thetransmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP<1> having a logic “high” level, the second temperature signal TEMP<2> having a logic “low” level and the third temperature signal TEMP<3> having a logic “low” level as the first transmission signal TS<1>, the second transmission signal TS<2> and the third transmission signal TS<3> respectively. The temperaturecode output unit 13 may decode the first to third transmission signals TS<1:3> to update levels of the first to third temperature code signals TCODE<1:3>. As described with reference to the table 1, the first temperature signal TEMP<1> having a logic “high” level, the second temperature signal TEMP<2> having a logic “low” level and the third temperature signal TEMP<3> having a logic “low” level may mean that theinternal circuit 40 has a low temperature. - At a point of time “T8”, the operation
mode signal generator 21 of thecontrol signal generator 20 may generate the second operation mode signal EXTEND having a logic “high” level in response to the first mode set signal M_TCR<1> having a logic “high” level and the second mode set signal M_TCR<2> having a logic “high” level to still put the semiconductor device into the extended mode. Thedecoder 22 may decode the first temperature code signal TCODE<1> having a logic “high” level, the second temperature code signal TCODE<2> having a logic “low” level and the third temperature code signal TCODE<3> having a logic “low” level in response to the second operation mode signal EXTEND having a logic “high” level to generate the first control signal TCR<1> having a logic “low” level, the second control signal TCR<2> having a logic “low” level and the third control signal TCR<3> having a logic “high” level. - The
count unit 31 of the internalrefresh signal generator 30 may receive a fifth pulse (having a logic “high” level) of the refresh command signal REF to generate the first count signal CNT<1> having a logic “high” level and the second to fourth count signals CNT<2:4> having a logic “low” level. Theenablement signal generator 32 may receive the third control signal TCR<3> having a logic “high” level and the first count signal CNT<1> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “high” level as the internal refresh signal IREF. In such a case, theinternal circuit 40 may receive the internal refresh signal IREF having a logic “high” level, which is generated from a fifth pulse of the refresh command signal REF, to execute a refresh operation. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “high” level to generate the update signal TUP having a logic “low” level. Thetransmission signal generator 12 may receive the update signal TUP having a logic “low” level not to output the first to third temperature signals TEMP<1:3> as the first to third transmission signals TS<1:3>. The temperaturecode output unit 13 does not update the first to third temperature code signals TCODE<1:3> because levels of the first to third transmission signals TS<1:3> are not changed. - At a point of time “T9”, the
count unit 31 of the internalrefresh signal generator 30 may receive the refresh command signal REF having a logic “low” level and the first control signal TCR<1> having a logic “low” level not to count the first to fourth count signals CNT<1:4>. Theenablement signal generator 32 may receive the third control signal TCR<3> having a logic “high” level and the first count signal CNT<1> having a logic “high” level to generate the enablement signal EN having a logic “high” level. Thelogic unit 33 may receive the enablement signal EN having a logic “high” level to output the refresh command signal REF having a logic “low” level as the internal refresh signal IREF. - The
buffer 11 of thetemperature code generator 10 may inversely buffer the internal refresh signal IREF having a logic “low” level to generate the update signal TUP having a logic “high” level. Thetransmission signal generator 12 may receive the update signal TUP whose level is changed from a logic “low” level to a logic “high” level to output the first temperature signal TEMP<1> having a logic “low” level, the second temperature signal TEMP<2> having a logic “high” level and the third temperature signal TEMP<3> having a logic “low” level as the first transmission signal TS<1>, the second transmission signal TS<2> and the third transmission signal TS<3> respectively. The temperaturecode output unit 13 may decode the first to third transmission signals TS<1:3> to update levels of the first to third temperature code signals TCODE<1:3>. As described with reference to the table 1, the first temperature signal TEMP<1> having a logic “low” level, the second temperature signal TEMP<2> having a logic “high” level and the third temperature signal TEMP<3> having a logic “low” level may mean that theinternal circuit 40 has a low temperature. - As described above, a semiconductor device according to the embodiments may output a refresh command signal as an internal refresh signal according to an operation mode and a temperature to control the number of times of a refresh operation. Further, when a level of the internal refresh signal is changed from a logic “high” level to a logic “low” level, temperature signals may be updated into temperature code signals.
- Additionally, the semiconductor device discussed above may be particularly useful in the design of memory devices, processors, and computer systems. For example, referring to
FIG. 7 , a block diagram of a system employing a memory controller in accordance with embodiments of the invention is illustrated and generally designated by areference numeral 1000. Thesystem 1000 may include one or more processors or central processing units (“CPUs”) 1100. TheCPU 1100 may be used individually or in combination with other CPUs. While theCPU 1100 will be referred to primarily in the singular, it will be understood by those skilled in the art that a system with any number of physical or logical CPUs may be implemented. - A chipset 1150 may be operably coupled to the
CPU 1100. The chipset 1150 is a communication pathway for signals between theCPU 1100 and other components of thesystem 1000, which may include amemory controller 1200, an input/output (“I/O”) bus 1250, and adisk drive controller 1300. Depending on the configuration of the system, any one of a number of different signals may be transmitted through the chipset 1150, and those skilled in the art will appreciate that the routing of the signals throughout thesystem 1000 can be readily adjusted without changing the underlying nature of the system. - As stated above, the
memory controller 1200 may be operably coupled to the chipset 1150. Thus, thememory controller 1200 can receive a request provided from theCPU 1100, through the chipset 1150. In alternate embodiments, thememory controller 1200 may be integrated into the chipset 1150. Thememory controller 1200 may be operably coupled to one ormore memory devices 1350. In an embodiment, thememory devices 1350 may include the semiconductor device discussed above with reference toFIGS. 1-6 , the semiconductor device may includes a temperature code generator suitable for decoding temperature signals to generate temperature code signals after a pulse of an internal refresh signal is inputted thereto; a control signal generator suitable for generating first and second control signals, one of which is selectively enabled in response to the temperature code signals and mode set signals received externally from the control signal generator, the temperature code signals being received from the temperature code generator; and an internal refresh signal generator suitable for outputting a refresh command signal as the internal refresh signal to the temperature code generator when the first control signal is enabled and suitable for outputting the refresh command signal as the internal refresh signal to the temperature code generator at a moment that the refresh command signal is inputted thereto by a predetermined number of times when the second control signal is enabled. Thememory devices 1350 may be any one of a number of industry standard memory types, including but not limited to, single inline memory modules (“SIMMs”) and dual inline memory modules (“DIMMs”). Further, thememory devices 1350 may facilitate the safe removal of the external data storage devices by storing both instructions and data. - The chipset 1150 may also be coupled to the I/O bus 1250. The I/O bus 1250 may serve as a communication pathway for signals from the chipset 1150 to I/
O devices O devices mouse 1410, avideo display 1420, or akeyboard 1430. The I/O bus 1250 may employ any one of a number of communications protocols to communicate with the I/O devices - The
disk drive controller 1450 may also be operably coupled to the chipset 1150. Thedisk drive controller 1450 may serve as the communication pathway between the chipset 1150 and one or more internal disk drives 1450. Theinternal disk drive 1450 may facilitate disconnection of the external data storage devices by storing both instructions and data. Thedisk drive controller 1300 and theinternal disk drives 1450 may communicate with each other or with the chipset 1150 using virtually any type of communication protocol, including all of those mentioned above with regard to the I/O bus 1250. - It is important to note that the
system 1000 described above in relation toFIG. 7 is merely one example of a system employing semiconductor device which may output a refresh command signal as an internal refresh signal according to an operation mode and a temperature to control the number of times of a refresh operation. Further, when a level of the internal refresh signal is changed from a logic “high” level to a logic “low” level, temperature signals may be updated into temperature code signals. In alternate embodiments, such as cellular phones or digital cameras, the components may differ from the embodiment shown inFIG. 7 .
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130121773A KR102170333B1 (en) | 2013-10-14 | 2013-10-14 | Semiconductor device |
KR10-2013-0121773 | 2013-10-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
US9007863B1 US9007863B1 (en) | 2015-04-14 |
US20150103609A1 true US20150103609A1 (en) | 2015-04-16 |
Family
ID=52782281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/176,599 Active US9007863B1 (en) | 2013-10-14 | 2014-02-10 | Semiconductor devices |
Country Status (2)
Country | Link |
---|---|
US (1) | US9007863B1 (en) |
KR (1) | KR102170333B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9653145B1 (en) * | 2016-03-17 | 2017-05-16 | SK Hynix Inc. | Semiconductor devices and semiconductor systems including the same |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102048230B1 (en) | 2014-01-28 | 2019-11-25 | 에스케이하이닉스 주식회사 | Temperature sensor |
JP2015219927A (en) * | 2014-05-14 | 2015-12-07 | マイクロン テクノロジー, インク. | Semiconductor device |
KR102315277B1 (en) | 2014-11-03 | 2021-10-20 | 삼성전자 주식회사 | Semiconductor Memory Device with Improved Refresh Characteristics |
KR102393426B1 (en) * | 2015-11-10 | 2022-05-04 | 에스케이하이닉스 주식회사 | Semiconductor device |
KR20200123682A (en) * | 2019-04-22 | 2020-10-30 | 에스케이하이닉스 주식회사 | Memory system |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8122187B2 (en) | 2004-07-02 | 2012-02-21 | Qualcomm Incorporated | Refreshing dynamic volatile memory |
JP4838518B2 (en) * | 2005-02-22 | 2011-12-14 | 富士通セミコンダクター株式会社 | Semiconductor memory device |
KR20090085316A (en) | 2008-02-04 | 2009-08-07 | 주식회사 하이닉스반도체 | Refresh control circuit in semiconductor memory apparatus |
KR101053522B1 (en) | 2009-03-13 | 2011-08-03 | 주식회사 하이닉스반도체 | Refresh control circuit of semiconductor memory device |
KR20120075983A (en) * | 2010-12-29 | 2012-07-09 | 에스케이하이닉스 주식회사 | Semiconductor memory device |
KR20140006219A (en) * | 2012-06-27 | 2014-01-16 | 에스케이하이닉스 주식회사 | Semiconductor apparatus and test circuit thereof |
-
2013
- 2013-10-14 KR KR1020130121773A patent/KR102170333B1/en active IP Right Grant
-
2014
- 2014-02-10 US US14/176,599 patent/US9007863B1/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9653145B1 (en) * | 2016-03-17 | 2017-05-16 | SK Hynix Inc. | Semiconductor devices and semiconductor systems including the same |
Also Published As
Publication number | Publication date |
---|---|
KR20150042945A (en) | 2015-04-22 |
US9007863B1 (en) | 2015-04-14 |
KR102170333B1 (en) | 2020-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107408099B (en) | Impedance compensation based on detecting sensor data | |
US9007863B1 (en) | Semiconductor devices | |
US9013932B1 (en) | Semiconductor devices and semiconductor systems including the same | |
US10481015B2 (en) | Temperature sensors | |
US20170294216A1 (en) | Dynamic power managment of a memory device | |
US9767885B2 (en) | Semiconductor systems for fast sensing speed and correct amplification | |
US9275718B2 (en) | Semiconductor devices with periodic signal generation circuits and semiconductor systems including the same | |
US9311973B2 (en) | Input buffer for semiconductor memory device and flash memory device including the same | |
US9324408B2 (en) | Semiconductor devices and semiconductor systems including the same | |
US20150149796A1 (en) | Voltage regulator training | |
US9281048B2 (en) | Semiconductor memory device capable of preventing negative bias temperature instability (NBTI) using self refresh information | |
US9536587B2 (en) | Semiconductor devices and integrated circuits including the same | |
US9337808B2 (en) | Semiconductor devices and semiconductor systems including the same | |
US9208843B2 (en) | Internal address generation circuits | |
CN106158009B (en) | Semiconductor device and semiconductor system performing initialization operation | |
US9154092B2 (en) | Amplification circuit of semiconductor apparatus | |
US20160260470A1 (en) | Semiconductor device and semiconductor system | |
KR102482443B1 (en) | Electronic device changing supply voltage and the supply voltage changing method thereof | |
US9355707B2 (en) | Gapless pattern detection circuit and semiconductor device including the same | |
US9543827B2 (en) | Internal voltage generation circuits | |
US9817425B2 (en) | Semiconductor devices and semiconductor systems | |
US9478260B2 (en) | Semiconductor device and semiconductor system | |
US20160217846A1 (en) | Semiconductor devices configured to generate a bank active signal | |
US20150117121A1 (en) | Semiconductor memory apparatus and data storage and power consumption |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, CHOUNG KI;LEE, YO SEP;GIL, CHAN GI;AND OTHERS;REEL/FRAME:032184/0200 Effective date: 20140127 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |