US20150091159A1 - Semiconductor device with fine conductive pillar and method of manufacturing the same - Google Patents
Semiconductor device with fine conductive pillar and method of manufacturing the same Download PDFInfo
- Publication number
- US20150091159A1 US20150091159A1 US14/040,892 US201314040892A US2015091159A1 US 20150091159 A1 US20150091159 A1 US 20150091159A1 US 201314040892 A US201314040892 A US 201314040892A US 2015091159 A1 US2015091159 A1 US 2015091159A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- semiconductor device
- conductive pillar
- pillar
- conductive pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76892—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
- H01L2224/1155—Selective modification
- H01L2224/11552—Selective modification using a laser or a focussed ion beam [FIB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the disclosure relates in general to a semiconductor device and a method of manufacturing the same, and more particularly to a semiconductor device with at least one fine conductive pillar and a method of manufacturing the same.
- the disclosure is directed to a semiconductor device and a method of manufacturing the same.
- the semiconductor device has one of more fine conductive pillars.
- the manufacturing method of the disclosure provides a more efficient and accurate way to establish the electrical connection.
- a semiconductor device comprising a substrate, a conductive pattern formed on the substrate, and at least a conductive pillar having a predetermined height formed on the conductive pattern, wherein a diameter of the conductive pillar is no more than 10 ⁇ m.
- a method of manufacturing a semiconductor device comprising providing a substrate, forming a conductive pattern on the substrate, and forming at least a conductive pillar having a predetermined height on the conductive pattern formed under a focus ion beam (FIB) or an electron beam environment, wherein a diameter of the conductive pillar is no more than 10 ⁇ m.
- FIB focus ion beam
- FIG. 1 is a cross-sectional view of a portion of a semiconductor device with one conductive pillar according to one embodiment of the present disclosure.
- FIG. 2A illustrates a first arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure.
- FIG. 2B illustrates a second arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure.
- FIG. 3 is a cross-sectional view of a portion of another semiconductor device with two conductive pillars connected to each other according to one embodiment of the present disclosure.
- FIG. 4 illustrates a portion of a flip chip with fine conductive pillars according to one embodiment of the present disclosure.
- FIG. 5 illustrates a pad design of a flip chip according to one embodiment of the present disclosure.
- a semiconductor device and a method of manufacturing the same are provided.
- a semiconductor device with at least one conductive pillar is disclosed.
- the one or more conductive pillar can be fabricated under a focused ion beam (FIB) or an electron beam environment for the purpose of electrical connection.
- a semiconductor device of the embodiment comprises a conductive pattern formed on a substrate and at least a conductive pillar having a predetermined height formed on the conductive pattern. In one embodiment a diameter of the conductive pillar is no more than 10 ⁇ m.
- the embodiments of the present disclosure could be implemented in many different applications.
- the embodiments could be applied for connecting any two nodes/lines on the substrate of the semiconductor device, by crossing over (overhanging) other metals or vias.
- the embodiments could be applied to a flip chip device by replacing the conductive bumps (ex: Cu pillar bumps) with the fine conductive pillars formed under a focused ion beam (FIB) or an electron beam environment.
- FIB focused ion beam
- Other conductive parts, such as the bonding pads of the flip chip device could be eliminated, and the fine conductive pillars of the embodiment can be directly formed on the positions of the conductive parts (bonding pads) for the purpose of electrical connection.
- the manufacturing methods of the embodiments would be slightly different, and could be modified and changed according to the procedures in practical applications.
- the conductive pillars of the embodiment can be applied for connecting any two nodes/lines on the substrate 10 of the semiconductor device, by crossing over other conductive portions (such as nodes/lines, the first metal layer, the second metal layer, the third metal layer) or vias. It is no need to form an extra insulating film or portion under the conductive pillar to avoid undesired short-circuit conditions.
- FIG. 1 is a cross-sectional view of a portion of a semiconductor device with one conductive pillar according to one embodiment of the present disclosure.
- a semiconductor device comprises a substrate 10 , a conductive pattern 12 formed on the substrate 10 , and at least a conductive pillar 16 having a predetermined height H formed on the conductive pattern 12 .
- the semiconductor device further comprises a dielectric layer 14 on the substrate 10 for insulation.
- the conductive pillar 16 is tilted to the substrate 10 with an angle ⁇ .
- the diameter d of the conductive pillar 16 is no more than 10 ⁇ m. In another embodiment, the diameter d of the conductive pillar 16 is no more than 5 ⁇ m.
- a focused ion beam (FIB) or an electron beam environment (/system) is applied for forming this fine conductive pillar 16 .
- FIG. 2A illustrates a first arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure.
- FIG. 2B illustrates a second arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure.
- the stage 20 of FIG. 2A could be tilted to a vertical energy source 21 .
- the energy source 21 include a focused ion beam (FIB) and an electron beam.
- a dual beam system with a FIB and an electron beam is also applicable.
- FIB-assisted deposition occurs when a gas is introduced to the vacuum chamber through an injector 22 and allowed to chemisorb onto the material.
- the precursor gas By scanning an area with the beam, the precursor gas will be decomposed into volatile and non-volatile components; the non-volatile component M (such as tungsten, platinum, cobalt, gold, etc.,) remains on the surface as a deposition.
- one end 161 of the tilted conductive pillar 16 is deposited on a first position, such as a node 121 , of the conductive pattern 12 , and the other end of the conductive pillar 16 is connected to a pad 17 .
- the pad 17 formed on the dielectric layer 14 is higher than the conductive pattern 12 , and the other end 162 of the conductive pillar 16 is substantially connected to a top surface 171 of the pad 17 .
- the pad 17 can be an entire block as drawn by the dotted line.
- a tilted conductive pillar 16 is firstly formed under the FIB/electron beam environment as depicted in FIG. 2A or FIG. 2B , and the pad 17 is then deposited layer-by-layer under the FIB/electron beam environment until it reaches the predetermined height H that is close to the end 162 of the conductive pillar 16 . Finally, the connection between the pad 17 and the end 162 of the conductive pillar 16 is performed.
- the pad 17 may include a joint portion 172 and a flat portion 173 , wherein the joint portion 172 is higher than the flat portion 173 and directly connects the end 162 of the conductive pillar 16 (the fabricating method is similar to that of the former as described above).
- the conductive pillar 16 and the pad 17 can be formed by the same conductive material.
- FIG. 3 is a cross-sectional view of a portion of another semiconductor device with two conductive pillars of one embodiment connected to each other according to one application of the present disclosure.
- a semiconductor device comprises a substrate 30 , a conductive pattern 32 formed on the substrate 30 , and two conductive pillars (first conductive pillar 361 and second conductive pillars 362 ) formed on the conductive pattern 32 .
- One end of the first tilted conductive pillar 361 is deposited on a first position (such as a first conductive node/line 321 ) of the conductive pattern 32 , and the other end of the first tilted conductive pillar 361 is connected to another tilted conductive pillar, such as the second conductive pillars 362 .
- the second conductive pillar 362 is deposited on a second position of the conductive pattern 32 (such as a second conductive node/line 322 ), and the second position is spaced apart from the first position.
- the first conductive node/line 321 and the second conductive node/line 322 in FIG. 3 are adjacent to each other, it is not necessary to limit the distance between the first and second positions that the first and second conductive pillars 361 and 362 are grown thereon.
- the first conductive pillar 361 and the second conductive pillar 362 can be connected as a bridge to cross over plural nodes, lines and/or vias, depending on the design requirements of the practical applications. It is no need to form the insulator/insulating film between the conductive pillars and the metals to avoid unnecessary short condition.
- the first diameter d1 of the first conductive pillar 361 is no more than 10 ⁇ m. In another embodiment, the first diameter d1 is no more than 5 ⁇ m. In one embodiment, the second diameter d2 of the second conductive pillar 362 is no more than 10 ⁇ m. In another embodiment, the second diameter d2 is no more than 5 ⁇ m.
- the first diameter d1 could be substantially equal to or different from the second diameter d2, which could be varied and determined according to the needs of designs in applications.
- first conductive pillar 361 and the second conductive pillar 362 are slanted and extend upwardly, and a linking point P of the first conductive pillar 321 and the second conductive pillar 322 is distanced from the conductive pattern 32 , as shown in FIG. 3 .
- the first conductive pillar 361 is tilted to the substrate 30 with a first angle ⁇ 1
- the second conductive pillar 362 is tilted to the substrate 30 with a second angle ⁇ 2.
- FIG. 1 and FIG. 3 are depicted only for demonstration, not for limitation. It is known by people skilled in the art that structures, layouts and steps of method could be modified and adjusted according to the requirements of the practical applications.
- first and second positions that the first and second conductive pillars 361 and 362 are grown thereon positioned at the same horizontal level as shown in FIG. 3 it is also applicable to connect two conductive matters positioned at different horizontal levels by the tilted conductive pillar of the embodiment, which is constructed as a bridge for crossing the elements (ex: metals/vias/layers) positioned between the two conductive matters.
- the tilted conductive pillar of the embodiment which is constructed as a bridge for crossing the elements (ex: metals/vias/layers) positioned between the two conductive matters.
- one end of the conductive pillar is deposited on a first position (ex: at the first metal layer) of the conductive pattern, and the other end of the conductive pillar is connected a second position (ex: at the second or third metal layer) of the conductive pattern, wherein the first and second positions are at different horizontal levels.
- the conductive pillar 16 / 361 / 362 formed under a FIB and/or an electron beam environment is tilted to the substrate 10 / 30 with an angle ⁇ .
- One end of the tilted conductive pillar is deposited on a conductive node/line, and the other end of the tilted conductive pillar can be connected to a pad or another tilted conductive pillar, wherein two ends of the conductive pillar can be positioned at different metal layer (ex: the first metal layer vs. the second or third metal layer).
- Those embodiments can be applied in a circuit repair to cut metal lines or add connection path for changing or correcting the original circuit design.
- those embodiments can be applied to a semiconductor device for the purpose of the electrical connection.
- the present disclosure can be applied to a flip chip device, such as a fine pitch flip chip.
- Fine pitch flip chip (FPFC) packaging i.e., pitch being less than 100 ⁇ m
- FPFC Fine pitch flip chip packaging
- the fine pitch of the FPFC nowadays is capable of being decreased to about 50 ⁇ m in-line and 80 ⁇ m (“A” in FIG. 5 : row to row pitch)/40 ⁇ m (“C” in FIG. 5 : trace pitch)/20 ⁇ m (“B” in FIG. 5 : bond pad width), wherein the bond pads are staggered, and gold (Au) studs or copper (Cu) pillars are used as the bumps on the bond pads.
- the Cu pillar bumps of a flip chip device could be replaced by the fine conductive pillars formed under a FIB and/or an electron beam environment according to the present disclosure.
- FIG. 4 illustrates a portion of a flip chip with fine conductive pillars according to one embodiment of the present disclosure.
- the diameter d of each of the fine conductive pillars 46 of FIG. 4 could be down to no more than about 10 ⁇ m, or advanced to no more than about 5 ⁇ m.
- FIG. 5 illustrates a pad design of a flip chip applied with one embodiment of the present disclosure.
- bond pads 51 there are plural bond pads 51 extending between the solder masks 53 , and each bond pad 51 has a die pad opening 55 .
- those die pad openings 55 are staggered according to the pad design.
- the bond pads 51 of a flip chip device could be replaced by the fine conductive pillars formed under a FIB and/or an electron beam environment according to the present disclosure. Therefore, the bond pads 51 of the conventional flip chip device could be eliminated, and the fine conductive pillars formed by FIB can be directly formed on the positions of bond pads for electrical connection.
- the diameter d of each fine conductive pillar (positioned at the die pad opening 55 ) of FIG. 5 could be down to no more than about 10 ⁇ m, or advanced to no more than about 5 ⁇ m.
- this application clearly shows the great improvement and benefits for a FPFC packaging applied with the fine conductive pillars of the embodiment in an aspect of size reduction.
- the fine conductive pillars of the embodiment can be applied for flip chip bumping (ex: orderly formed on a peripheral region or a central region of the conductive pattern for replacing the conventional bumps), it greatly raises the chance for reducing the size of a flip chip device in the future.
- the fine conductive pillar of the embodiment is applicable by forming on the traces of the conductive pattern of the semiconductor device for achieving the selective and localized electrical connection.
- the methods of manufacturing the semiconductor device of the embodiments could be changed and adjusted according to the practical needs of the applications.
- an energy-supplying direction of the focus ion beam or the electron beam is tilted to the conductive pattern/substrate with an angle.
- an energy-supplying direction of the focus ion beam or the electron beam is perpendicular to the conductive pattern/substrate.
- a semiconductor device with at least one fine conductive pillar and a method of manufacturing the same are provided.
- the conductive pillar can be fabricated by a focused ion beam (FIB) or an electron beam, and can be locally deposited,
- the configuration of the conductive pillar such as height, tilted angle and diameter can be well-controlled and also variable according to the practical requirements of the applications.
- the conductive pillar of the embodiment has a fine diameter (ex: less than 10 ⁇ m, or even less than 5 ⁇ m) which is compatible with the small-sized semiconductor device (with narrow lines and pitches), and also provide a more efficient and accurate way to achieve the electrical connection.
Abstract
Description
- 1. Technical Field
- The disclosure relates in general to a semiconductor device and a method of manufacturing the same, and more particularly to a semiconductor device with at least one fine conductive pillar and a method of manufacturing the same.
- 2. Description of the Related Art
- Size of semiconductor device applied in the electronic product has been decreased for these years. Reduction of feature size, increase of resolution, improvements of the rate, the efficiency, the density and the cost per integrated circuit unit are the important goals in the semiconductor technology. The electrical properties of the device have to be maintained even improved with the decrease of the size, to meet the products requirements in applications and commercial expectation for consumers. If the layers and/or components of the device are damaged, it would have considerable effects on the electrical properties. For high resolution requirement, it is desirable to find an efficient way for electrical connection (ex: for circuit edit application) and/or feature construction (ex: for product configuration), which cause no damage to the layers and components of the device and is also compatible with the device in reduced size.
- The disclosure is directed to a semiconductor device and a method of manufacturing the same. The semiconductor device has one of more fine conductive pillars. The manufacturing method of the disclosure provides a more efficient and accurate way to establish the electrical connection.
- According to the embodiment, a semiconductor device is provided, comprising a substrate, a conductive pattern formed on the substrate, and at least a conductive pillar having a predetermined height formed on the conductive pattern, wherein a diameter of the conductive pillar is no more than 10 μm.
- According to the embodiment, a method of manufacturing a semiconductor device is provided, comprising providing a substrate, forming a conductive pattern on the substrate, and forming at least a conductive pillar having a predetermined height on the conductive pattern formed under a focus ion beam (FIB) or an electron beam environment, wherein a diameter of the conductive pillar is no more than 10 μm.
-
FIG. 1 is a cross-sectional view of a portion of a semiconductor device with one conductive pillar according to one embodiment of the present disclosure. -
FIG. 2A illustrates a first arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure. -
FIG. 2B illustrates a second arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure. -
FIG. 3 is a cross-sectional view of a portion of another semiconductor device with two conductive pillars connected to each other according to one embodiment of the present disclosure. -
FIG. 4 illustrates a portion of a flip chip with fine conductive pillars according to one embodiment of the present disclosure. -
FIG. 5 illustrates a pad design of a flip chip according to one embodiment of the present disclosure. - In the present disclosure, a semiconductor device and a method of manufacturing the same are provided. According to the embodiments, a semiconductor device with at least one conductive pillar is disclosed. Also, the one or more conductive pillar can be fabricated under a focused ion beam (FIB) or an electron beam environment for the purpose of electrical connection. A semiconductor device of the embodiment comprises a conductive pattern formed on a substrate and at least a conductive pillar having a predetermined height formed on the conductive pattern. In one embodiment a diameter of the conductive pillar is no more than 10 μm.
- The embodiments of the present disclosure could be implemented in many different applications. For example, the embodiments could be applied for connecting any two nodes/lines on the substrate of the semiconductor device, by crossing over (overhanging) other metals or vias. Also, the embodiments could be applied to a flip chip device by replacing the conductive bumps (ex: Cu pillar bumps) with the fine conductive pillars formed under a focused ion beam (FIB) or an electron beam environment. Other conductive parts, such as the bonding pads of the flip chip device, could be eliminated, and the fine conductive pillars of the embodiment can be directly formed on the positions of the conductive parts (bonding pads) for the purpose of electrical connection. The manufacturing methods of the embodiments would be slightly different, and could be modified and changed according to the procedures in practical applications.
- Embodiments are provided hereinafter with reference to the accompanying drawings for describing the related configurations and procedures, but the present disclosure is not limited thereto. The identical and/or similar elements of the embodiments are designated with the same and/or similar reference numerals.
- It is noted that not all embodiments of the invention are shown. Modifications and variations can be made without departing from the spirit of the disclosure to meet the requirements of the practical applications. Thus, there may be other embodiments of the present disclosure which are not specifically illustrated. It is also important to point out that the illustrations may not be necessarily be drawn to scale. Thus, the specification and the drawings are to be regard as an illustrative sense rather than a restrictive sense.
- In this application, the conductive pillars of the embodiment can be applied for connecting any two nodes/lines on the
substrate 10 of the semiconductor device, by crossing over other conductive portions (such as nodes/lines, the first metal layer, the second metal layer, the third metal layer) or vias. It is no need to form an extra insulating film or portion under the conductive pillar to avoid undesired short-circuit conditions. -
FIG. 1 is a cross-sectional view of a portion of a semiconductor device with one conductive pillar according to one embodiment of the present disclosure. InFIG. 1 , a semiconductor device comprises asubstrate 10, aconductive pattern 12 formed on thesubstrate 10, and at least aconductive pillar 16 having a predetermined height H formed on theconductive pattern 12. Also, the semiconductor device further comprises adielectric layer 14 on thesubstrate 10 for insulation. As shown inFIG. 1 , theconductive pillar 16 is tilted to thesubstrate 10 with an angle θ. In one embodiment, the diameter d of theconductive pillar 16 is no more than 10 μm. In another embodiment, the diameter d of theconductive pillar 16 is no more than 5 μm. - According to the embodiment, a focused ion beam (FIB) or an electron beam environment (/system) is applied for forming this fine
conductive pillar 16. -
FIG. 2A illustrates a first arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure.FIG. 2B illustrates a second arrangement showing an energy source and a stage on which the substrate is loaded according to an embodiment of the present disclosure. Please refer toFIG. 1 ,FIG. 2A andFIG. 2B . As showing inFIG. 2A , thestage 20 ofFIG. 2A could be tilted to avertical energy source 21. It is also an alternative implementation by slanting theenergy source 21 to ahorizontal stage 20, as showing inFIG. 2B . Both arrangements are capable to growing a tiltedconductive pillar 16. Examples of theenergy source 21 include a focused ion beam (FIB) and an electron beam. A dual beam system with a FIB and an electron beam is also applicable. InFIG. 2A andFIG. 2B , it is assumed that FIB-assisted deposition occurs when a gas is introduced to the vacuum chamber through aninjector 22 and allowed to chemisorb onto the material. By scanning an area with the beam, the precursor gas will be decomposed into volatile and non-volatile components; the non-volatile component M (such as tungsten, platinum, cobalt, gold, etc.,) remains on the surface as a deposition. - Please refer back to
FIG. 1 . In one embodiment, oneend 161 of the tiltedconductive pillar 16 is deposited on a first position, such as anode 121, of theconductive pattern 12, and the other end of theconductive pillar 16 is connected to apad 17. Thepad 17 formed on thedielectric layer 14 is higher than theconductive pattern 12, and theother end 162 of theconductive pillar 16 is substantially connected to atop surface 171 of thepad 17. - In one embodiment, the
pad 17 can be an entire block as drawn by the dotted line. According to one of fabricating methods, a tiltedconductive pillar 16 is firstly formed under the FIB/electron beam environment as depicted inFIG. 2A orFIG. 2B , and thepad 17 is then deposited layer-by-layer under the FIB/electron beam environment until it reaches the predetermined height H that is close to theend 162 of theconductive pillar 16. Finally, the connection between thepad 17 and theend 162 of theconductive pillar 16 is performed. Alternatively, thepad 17 may include ajoint portion 172 and aflat portion 173, wherein thejoint portion 172 is higher than theflat portion 173 and directly connects theend 162 of the conductive pillar 16 (the fabricating method is similar to that of the former as described above). - In one embodiment, the
conductive pillar 16 and the pad 17 (ex: thejoint portion 172 and the flat portion 173) can be formed by the same conductive material. - Besides connected to a
pad 17 as shown inFIG. 1 , theend 162 of theconductive pillar 16 may be connected to another tilted conductive pillar.FIG. 3 is a cross-sectional view of a portion of another semiconductor device with two conductive pillars of one embodiment connected to each other according to one application of the present disclosure. - In
FIG. 3 , a semiconductor device comprises asubstrate 30, a conductive pattern 32 formed on thesubstrate 30, and two conductive pillars (firstconductive pillar 361 and second conductive pillars 362) formed on the conductive pattern 32. One end of the first tiltedconductive pillar 361 is deposited on a first position (such as a first conductive node/line 321) of the conductive pattern 32, and the other end of the first tiltedconductive pillar 361 is connected to another tilted conductive pillar, such as the secondconductive pillars 362. Also, the secondconductive pillar 362 is deposited on a second position of the conductive pattern 32 (such as a second conductive node/line 322), and the second position is spaced apart from the first position. Although the first conductive node/line 321 and the second conductive node/line 322 inFIG. 3 are adjacent to each other, it is not necessary to limit the distance between the first and second positions that the first and secondconductive pillars conductive pillar 361 and the secondconductive pillar 362 can be connected as a bridge to cross over plural nodes, lines and/or vias, depending on the design requirements of the practical applications. It is no need to form the insulator/insulating film between the conductive pillars and the metals to avoid unnecessary short condition. - In one embodiment, the first diameter d1 of the first
conductive pillar 361 is no more than 10 μm. In another embodiment, the first diameter d1 is no more than 5 μm. In one embodiment, the second diameter d2 of the secondconductive pillar 362 is no more than 10 μm. In another embodiment, the second diameter d2 is no more than 5 μm. The first diameter d1 could be substantially equal to or different from the second diameter d2, which could be varied and determined according to the needs of designs in applications. - Also, the first
conductive pillar 361 and the secondconductive pillar 362 are slanted and extend upwardly, and a linking point P of the firstconductive pillar 321 and the secondconductive pillar 322 is distanced from the conductive pattern 32, as shown inFIG. 3 . The firstconductive pillar 361 is tilted to thesubstrate 30 with a first angle θ1, and the secondconductive pillar 362 is tilted to thesubstrate 30 with a second angle θ2. The first angle θ1 could be substantially equal to (ex: θ1=θ2) or different from (θ1≠θ2) the second angle θ2. - Other embodiments of the semiconductor devices with different conductive pillar configurations are also applicable, which could be varied depending on the actual needs of the applications. It is, of course, noted that the configurations of
FIG. 1 andFIG. 3 are depicted only for demonstration, not for limitation. It is known by people skilled in the art that structures, layouts and steps of method could be modified and adjusted according to the requirements of the practical applications. - Besides the first and second positions that the first and second
conductive pillars FIG. 3 , it is also applicable to connect two conductive matters positioned at different horizontal levels by the tilted conductive pillar of the embodiment, which is constructed as a bridge for crossing the elements (ex: metals/vias/layers) positioned between the two conductive matters. For example, one end of the conductive pillar is deposited on a first position (ex: at the first metal layer) of the conductive pattern, and the other end of the conductive pillar is connected a second position (ex: at the second or third metal layer) of the conductive pattern, wherein the first and second positions are at different horizontal levels. - According to the embodiments described above, the
conductive pillar 16/361/362 formed under a FIB and/or an electron beam environment is tilted to thesubstrate 10/30 with an angle θ. One end of the tilted conductive pillar is deposited on a conductive node/line, and the other end of the tilted conductive pillar can be connected to a pad or another tilted conductive pillar, wherein two ends of the conductive pillar can be positioned at different metal layer (ex: the first metal layer vs. the second or third metal layer). Those embodiments can be applied in a circuit repair to cut metal lines or add connection path for changing or correcting the original circuit design. Also, those embodiments can be applied to a semiconductor device for the purpose of the electrical connection. - In another one of applications, the present disclosure can be applied to a flip chip device, such as a fine pitch flip chip.
- Fine pitch flip chip (FPFC) packaging (i.e., pitch being less than 100 μm) is an emerging technology targeted for various devices including both digital and analog with key drivers, and also including smaller package form factors and lower cost. For example, the fine pitch of the FPFC nowadays is capable of being decreased to about 50 μm in-line and 80 μm (“A” in
FIG. 5 : row to row pitch)/40 μm (“C” inFIG. 5 : trace pitch)/20 μm (“B” inFIG. 5 : bond pad width), wherein the bond pads are staggered, and gold (Au) studs or copper (Cu) pillars are used as the bumps on the bond pads. - In this application, the Cu pillar bumps of a flip chip device could be replaced by the fine conductive pillars formed under a FIB and/or an electron beam environment according to the present disclosure.
FIG. 4 illustrates a portion of a flip chip with fine conductive pillars according to one embodiment of the present disclosure. In one embodiment, the diameter d of each of the fineconductive pillars 46 ofFIG. 4 could be down to no more than about 10 μm, or advanced to no more than about 5 μm. -
FIG. 5 illustrates a pad design of a flip chip applied with one embodiment of the present disclosure. Conventionally, there areplural bond pads 51 extending between the solder masks 53, and eachbond pad 51 has adie pad opening 55. As shown inFIG. 5 , those diepad openings 55 are staggered according to the pad design. In this application, thebond pads 51 of a flip chip device could be replaced by the fine conductive pillars formed under a FIB and/or an electron beam environment according to the present disclosure. Therefore, thebond pads 51 of the conventional flip chip device could be eliminated, and the fine conductive pillars formed by FIB can be directly formed on the positions of bond pads for electrical connection. - In one embodiment, the diameter d of each fine conductive pillar (positioned at the die pad opening 55) of
FIG. 5 could be down to no more than about 10 μm, or advanced to no more than about 5 μm. Compared to a general design rule for the FPFC packaging nowadays (ex: 80 μm of “A”, 20 μm of “B” and 40 μm of “C” inFIG. 5 ), this application clearly shows the great improvement and benefits for a FPFC packaging applied with the fine conductive pillars of the embodiment in an aspect of size reduction. - According to the embodiments described above, since the fine conductive pillars of the embodiment can be applied for flip chip bumping (ex: orderly formed on a peripheral region or a central region of the conductive pattern for replacing the conventional bumps), it greatly raises the chance for reducing the size of a flip chip device in the future.
- Thus, the fine conductive pillar of the embodiment is applicable by forming on the traces of the conductive pattern of the semiconductor device for achieving the selective and localized electrical connection.
- The methods of manufacturing the semiconductor device of the embodiments could be changed and adjusted according to the practical needs of the applications. For example, when the tilted fine conductive pillars are required for electrical connection (as described in the first application), an energy-supplying direction of the focus ion beam or the electron beam is tilted to the conductive pattern/substrate with an angle. When the fine conductive pillars are required for the flip chip, an energy-supplying direction of the focus ion beam or the electron beam is perpendicular to the conductive pattern/substrate. It is noted that step modifications and variations can be made without departing from the spirit of the disclosure for the purpose of meeting the requirements of the practical applications.
- According to the aforementioned descriptions, a semiconductor device with at least one fine conductive pillar and a method of manufacturing the same are provided. The conductive pillar can be fabricated by a focused ion beam (FIB) or an electron beam, and can be locally deposited, The configuration of the conductive pillar such as height, tilted angle and diameter can be well-controlled and also variable according to the practical requirements of the applications. The conductive pillar of the embodiment has a fine diameter (ex: less than 10 μm, or even less than 5 μm) which is compatible with the small-sized semiconductor device (with narrow lines and pitches), and also provide a more efficient and accurate way to achieve the electrical connection.
- While the disclosure has been described by way of example and in terms of the exemplary embodiment(s), it is to be understood that the disclosure is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/040,892 US9214421B2 (en) | 2013-09-30 | 2013-09-30 | Semiconductor device with fine conductive pillar and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/040,892 US9214421B2 (en) | 2013-09-30 | 2013-09-30 | Semiconductor device with fine conductive pillar and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150091159A1 true US20150091159A1 (en) | 2015-04-02 |
US9214421B2 US9214421B2 (en) | 2015-12-15 |
Family
ID=52739303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/040,892 Active 2034-03-06 US9214421B2 (en) | 2013-09-30 | 2013-09-30 | Semiconductor device with fine conductive pillar and method of manufacturing the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US9214421B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11456221B2 (en) * | 2020-05-12 | 2022-09-27 | United Microelectronics Corp. | Method for measuring chips bonding strength and chips bonding auxiliary structure |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030164946A1 (en) * | 2002-03-01 | 2003-09-04 | Borden Peter G. | Apparatus and method for measuring a property of a layer in a multilayered structure |
US20130228918A1 (en) * | 2012-03-05 | 2013-09-05 | Yi-An Chen | Three-dimensional integrated circuit which incorporates a glass interposer and method for fabricating the same |
US20140264734A1 (en) * | 2013-03-14 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Inductor With Magnetic Material |
US20140374875A1 (en) * | 2010-06-01 | 2014-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Inductor and Transformer |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103094032B (en) | 2011-11-07 | 2016-08-10 | 北京中科信电子装备有限公司 | Multi-electrode beam focusing adjusting device |
-
2013
- 2013-09-30 US US14/040,892 patent/US9214421B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030164946A1 (en) * | 2002-03-01 | 2003-09-04 | Borden Peter G. | Apparatus and method for measuring a property of a layer in a multilayered structure |
US20140374875A1 (en) * | 2010-06-01 | 2014-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Inductor and Transformer |
US20130228918A1 (en) * | 2012-03-05 | 2013-09-05 | Yi-An Chen | Three-dimensional integrated circuit which incorporates a glass interposer and method for fabricating the same |
US20140264734A1 (en) * | 2013-03-14 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Inductor With Magnetic Material |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11456221B2 (en) * | 2020-05-12 | 2022-09-27 | United Microelectronics Corp. | Method for measuring chips bonding strength and chips bonding auxiliary structure |
Also Published As
Publication number | Publication date |
---|---|
US9214421B2 (en) | 2015-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10157828B2 (en) | Chip package structure with conductive pillar and a manufacturing method thereof | |
US8598691B2 (en) | Semiconductor devices and methods of manufacturing and packaging thereof | |
US20130026657A1 (en) | Semiconductor package and method of fabricating the same | |
US20140367850A1 (en) | Stacked package and method of fabricating the same | |
US10791625B2 (en) | Method for manufacturing flexible printed circuit board | |
KR20040041635A (en) | Semiconducto chip with multiple rows of bond pads | |
US9842771B2 (en) | Semiconductor device and fabrication method thereof and semiconductor structure | |
CN104009012B (en) | Semiconductor chip and semiconductor devices | |
US20200211863A1 (en) | Semiconductor device package | |
US20220384376A1 (en) | Package structure of semiconductor device with improved bonding between the substrates | |
US9059004B2 (en) | Method for chip scale package and package structure thereof | |
US9214421B2 (en) | Semiconductor device with fine conductive pillar and method of manufacturing the same | |
US20160379953A1 (en) | Semiconductor wire bonding and method | |
TWI616999B (en) | Stacked integrated circuit chip memory manufacturing method | |
US20140167276A1 (en) | Substrate for semiconductor package, semiconductor package using the substrate, and method of manufacturing the semiconductor package | |
US10504748B2 (en) | Method of packaging a power amplifier module having a unified pattern and ceramic sidewall | |
JP2007150144A (en) | Semiconductor device and its manufacturing method | |
KR20190083170A (en) | Semiconductor device having metal bump and mehtod of manufacturing the same | |
CN113410147A (en) | Temperature change when joining stacked microelectronic components and related substrates and assemblies | |
US10804207B1 (en) | Interposer with carbon nanofiber columns | |
US20150123252A1 (en) | Lead frame package and manufacturing method thereof | |
US8895436B2 (en) | Implementing enhanced power supply distribution and decoupling utilizing TSV exclusion zone | |
US20040188849A1 (en) | Semiconductor device and pattern generating method | |
CN104517928B (en) | Have the semiconductor element and its manufacturing method of fine conductive column | |
TW201438172A (en) | Semiconductor device and method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSAI, CHUN-MING;HUANG, YI-HSUAN;CHUNG, YUEH-PING;AND OTHERS;REEL/FRAME:031306/0733 Effective date: 20130901 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: MARLIN SEMICONDUCTOR LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED MICROELECTRONICS CORPORATION;REEL/FRAME:056991/0292 Effective date: 20210618 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |