US20150076639A1 - Optical shield in a pixel cell planarization layer for black level correction - Google Patents
Optical shield in a pixel cell planarization layer for black level correction Download PDFInfo
- Publication number
- US20150076639A1 US20150076639A1 US14/030,395 US201314030395A US2015076639A1 US 20150076639 A1 US20150076639 A1 US 20150076639A1 US 201314030395 A US201314030395 A US 201314030395A US 2015076639 A1 US2015076639 A1 US 2015076639A1
- Authority
- US
- United States
- Prior art keywords
- layer
- color filter
- pixel array
- optical shield
- photodiodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 45
- 239000004065 semiconductor Substances 0.000 claims abstract description 28
- 239000010410 layer Substances 0.000 claims description 134
- 238000000034 method Methods 0.000 claims description 16
- 238000003384 imaging method Methods 0.000 claims description 12
- 239000011229 interlayer Substances 0.000 claims description 10
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 5
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims 3
- 238000010586 diagram Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- 241000593989 Scardinius erythrophthalmus Species 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003292 diminished effect Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0232—Optical elements or arrangements associated with the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14623—Optical shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14621—Colour filter arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14625—Optical elements or arrangements associated with the device
- H01L27/14627—Microlenses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
Definitions
- This disclosure relates generally to photodetectors, and in particular but not exclusively, relates to black level correction in image sensors.
- BLC black level correction
- FIG. 1A is a diagram illustrating one example of a cross-section of a portion of a pixel array where an optical shield layer is deposited on a planarization layer, in accordance with an embodiment of the disclosure.
- FIG. 1B is a diagram illustrating one example of a cross-section of a portion of a pixel array where an optical shield layer is deposited in a planarization layer, in accordance with an embodiment of the disclosure.
- FIG. 1C is a diagram illustrating one example of a cross-section of a portion of a pixel array where one or more lenses are formed on the planarization layer, in accordance with an embodiment of the disclosure.
- FIG. 2 illustrates a top down view of one example of an imaging system, in accordance with an embodiment of the disclosure.
- FIG. 3 is a flow chart illustrating one example of a method of forming a pixel array, in accordance with an embodiment of the disclosure.
- Embodiments of a backside illuminated (“BSI”) imaging system with black reference pixels are described herein.
- BBI backside illuminated
- numerous specific details are set forth to provide a thorough understanding of the embodiments.
- One skilled in the relevant art will recognize, however, that the techniques described herein can be practiced without one or more of the specific details, or with other methods, components, materials, etc.
- well-known structures, materials, or operations are not shown or described in detail to avoid obscuring certain aspects.
- examples in accordance with the teachings of the present invention address contributing factors to diminished image sensor performance with respect to black level correction.
- an improved BLC ratio is achieved with an optical shield layer that is deposited after a color filter layer in accordance with the teachings of the present invention, because BLC pixels experience a mechanical and electrical environment similar to pixels that receive light. Additionally, better color uniformity is achieved if color filters are not fabricated on a prior patterned metal topography.
- FIGS. 1A-1C are cross-section views showing an example of a portion of a pixel array 101 at various stages during fabrication in accordance with the teachings of the present invention.
- FIG. 1A shows an example of a plurality of photodiodes 102 arranged in a pixel array 101 and disposed in a semiconductor layer 104 .
- the semiconductor layer 104 includes silicon.
- a color filter layer 106 is disposed proximate to the semiconductor layer 104 as shown, such that light 103 is to be directed to at least one of the plurality of photodiodes 102 through the color filter layer 106 .
- the color filter layer 106 includes a red color filter 120 , a green color filter 122 , and a blue color filter 124 .
- one or more interlayers 110 are disposed between the semiconductor layer 104 and color filter layer 106 .
- the one or more interlayers 110 include a silicon nitride layer 112 and a silicon carbide layer 114 .
- an optical shield layer 108 is disposed proximate to the color filter layer 106 such that the color filter layer 106 is disposed between the optical shield layer 108 and the semiconductor layer 104 .
- the optical shield layer 108 shields at least one of the pluralities of photodiodes 102 from light 103 in accordance with the teachings of the present invention.
- the optical shield layer 108 includes a metal material such as for example but not limited to aluminum, copper or the like.
- a planarization layer 116 is disposed over the color filter layer 106 such that the planarization layer 116 , or at least a portion of the planarization layer 116 , is disposed between the optical shield layer 108 and the color filter layer 106 as shown in accordance with the teachings of the present invention.
- FIG. 1B illustrates the cross-section view of an example of the pixel array 101 of FIG. 1A with an additional portion of the planarization layer 116 deposited over the planarization layer 116 , as well as over the optical shield layer 108 on the backside 105 in accordance with the teachings of the present invention.
- the optical shield layer 108 floats within, or in other words is encapsulated within the planarization layer 116 as illustrated in FIG. 1B in accordance with the teachings of the present invention.
- FIG. 1C illustrates the cross-section view of the example of the pixel array 101 of FIG. 1B with one or more lenses 118 fabricated on top of the planarization layer 116 on the backside 105 in accordance with the teachings of the present invention.
- the examples shown in FIGS. 1A-1C share the similar trait of having the optical shield layer 108 located proximate to the color filter layer 106 (with the color filter layer 106 located between the optical shield layer 108 and the semiconductor layer 104 ).
- the color filter layer 106 is coated onto the backside 105 of the pixel array 101 with no prior patterned metal topography from, for example, the optical shield 108 in accordance with the teachings of the present invention.
- the metal of the optical shield layer 108 is deposited after the color filters 120 , 122 , and 124 , of the color filter layer 106 in accordance with the teachings of the present invention. This helps relieve various electro-mechanical stresses that would otherwise result as a consequence of locating the color filter layer 106 in the same plane as the optical shield layer 108 as is done in some conventional device architectures.
- FIG. 2 is an illustration of an imaging system 202 including an example pixel array 201 (including individual pixels 212 ), control circuitry 206 coupled to the pixel array 201 to control operation of the pixel array 201 , readout circuitry 208 coupled to the pixel array 201 to readout image data from the pixel array 201 , and function logic 210 coupled to the readout circuitry 208 to store the image data readout from the pixel array 201 .
- control circuitry 206 coupled to the pixel array 201 to control operation of the pixel array 201
- readout circuitry 208 coupled to the pixel array 201 to readout image data from the pixel array 201
- function logic 210 coupled to the readout circuitry 208 to store the image data readout from the pixel array 201 .
- the pixel array 201 is a two-dimensional array of image sensors or pixels (e.g., pixels P1, P2, P3 . . . , Pn). It is noted that pixel array 201 may be an example of pixel array 101 of FIGS. 1A-1C , and that similarly named and numbered elements referenced in FIG. 2 may be coupled and function similar to as described above in FIGS. 1A-1C . As illustrated, each pixel 212 can be arranged into a row (e.g., rows R1, R2, R3 . . . , Ry) and column (e.g., column C1, C2, C3 . . . , Cx) to acquire image data of an object, which can then be used to render an image of said object.
- rows R1, R2, R3 . . . , Ry e.g., column C1, C2, C3 . . . , Cx
- readout circuitry 208 may include amplification circuitry, analog-to-digital (ADC) conversion circuitry, or otherwise.
- ADC analog-to-digital
- readout circuitry 208 may read out a row of image data at a time along readout column lines (illustrated) or may read out the image data using a variety of other techniques (not illustrated), such as a serial read out or a full parallel read out of all pixels simultaneously.
- Function logic 210 may simply store the image data or even manipulate the image data by applying post image effects (e.g., crop, rotate, remove red eye, adjust brightness, adjust contrast, or otherwise).
- control circuitry 206 is coupled to pixel array 201 to control operational characteristics of pixel array 201 .
- control circuitry 206 may generate a shutter signal for controlling image acquisition.
- the shutter signal is a global shutter signal for simultaneously enabling all pixels 212 within pixel array 201 to simultaneously capture their respective image data during a single acquisition window.
- the shutter signal is a rolling shutter signal such that each row, column, or group of pixels 212 is sequentially enabled during consecutive acquisition windows.
- FIG. 3 is a flow chart of one example of a method of fabricating a pixel array 300 .
- Process block 302 shows that a plurality of photodiodes disposed in a semiconductor layer is formed.
- process blocks 304 and 306 show that silicon carbide and silicon nitride interlayers may then be deposited.
- Process block 308 shows that a color filter layer is then formed.
- the color filter layer may include red 120 , green 122 , and blue 124 , color filters.
- Process block 310 shows that a planarization layer is deposited.
- Process block 312 shows that the optical shield layer is deposited and patterned such that the color filter layer is formed onto the pixel array prior to the optical shield layer being deposited and patterned onto the pixel array, in accordance with the teachings of the present invention.
- the optical shield layer includes a metal material such as for example but not limited to aluminum, copper or the like.
- Process block 314 shows that an additional planarization layer, or at least a portion of the planarization layer, is deposited after the optical shield layer is deposited, such that the optical shield layer floats within, or in other words is encapsulated within the planarization layer, in accordance with the teachings of the present invention.
- Process block 316 shows that lenses are then formed after the planarization layer is deposited. It is noted that the method of fabricating a pixel array 300 contains steps to fabricate layers of device architecture shown above in FIGS. 1A-1C and FIG. 2 , and that similarly named and numbered elements referenced in FIG. 3 may be coupled and function similar to as described above in FIGS. 1A-1C and FIG. 2 .
Abstract
Description
- 1. Field of the Disclosure
- This disclosure relates generally to photodetectors, and in particular but not exclusively, relates to black level correction in image sensors.
- 2. Background
- As pixel size scales down and array resolution scales up, construction of black level correction (“BLC”) pixels, and color filters faces increasingly difficult technical hurdles to overcome in next generation optical devices. Conventional methods of fabricating BLC pixels and color filters result in undesirable electrical signals and mechanical stresses in pixel arrays. Changes in temperature, humidity, and voltage can increase the magnitude of these unwanted effects when employing a traditional architecture.
- Non-limiting and non-exhaustive embodiments of the invention are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various views unless otherwise specified.
-
FIG. 1A is a diagram illustrating one example of a cross-section of a portion of a pixel array where an optical shield layer is deposited on a planarization layer, in accordance with an embodiment of the disclosure. -
FIG. 1B is a diagram illustrating one example of a cross-section of a portion of a pixel array where an optical shield layer is deposited in a planarization layer, in accordance with an embodiment of the disclosure. -
FIG. 1C is a diagram illustrating one example of a cross-section of a portion of a pixel array where one or more lenses are formed on the planarization layer, in accordance with an embodiment of the disclosure. -
FIG. 2 illustrates a top down view of one example of an imaging system, in accordance with an embodiment of the disclosure. -
FIG. 3 is a flow chart illustrating one example of a method of forming a pixel array, in accordance with an embodiment of the disclosure. - Embodiments of a backside illuminated (“BSI”) imaging system with black reference pixels are described herein. In the following description, numerous specific details are set forth to provide a thorough understanding of the embodiments. One skilled in the relevant art will recognize, however, that the techniques described herein can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring certain aspects.
- Reference throughout this specification to “one embodiment” or “an embodiment” or “one example” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” or “one example” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined or eliminated in any suitable manner in one or more embodiments.
- Throughout this specification, several terms of art are used. These terms are to take on their ordinary meaning in the art from which they come, unless specifically defined herein or the context of their use would clearly suggest otherwise.
- Here, examples in accordance with the teachings of the present invention address contributing factors to diminished image sensor performance with respect to black level correction. As will be discussed, an improved BLC ratio is achieved with an optical shield layer that is deposited after a color filter layer in accordance with the teachings of the present invention, because BLC pixels experience a mechanical and electrical environment similar to pixels that receive light. Additionally, better color uniformity is achieved if color filters are not fabricated on a prior patterned metal topography.
- To illustrate,
FIGS. 1A-1C are cross-section views showing an example of a portion of apixel array 101 at various stages during fabrication in accordance with the teachings of the present invention. In particular,FIG. 1A shows an example of a plurality ofphotodiodes 102 arranged in apixel array 101 and disposed in asemiconductor layer 104. In one example, thesemiconductor layer 104 includes silicon. In one example, acolor filter layer 106 is disposed proximate to thesemiconductor layer 104 as shown, such thatlight 103 is to be directed to at least one of the plurality ofphotodiodes 102 through thecolor filter layer 106. In the depicted example,light 103 is directed to the plurality ofphotodiodes 102 through abackside 105 of thepixel array 101 as shown. In one example, thecolor filter layer 106 includes ared color filter 120, agreen color filter 122, and ablue color filter 124. In one example, one ormore interlayers 110 are disposed between thesemiconductor layer 104 andcolor filter layer 106. In one example, the one ormore interlayers 110 include asilicon nitride layer 112 and asilicon carbide layer 114. - As shown in the example depicted in
FIG. 1A , anoptical shield layer 108 is disposed proximate to thecolor filter layer 106 such that thecolor filter layer 106 is disposed between theoptical shield layer 108 and thesemiconductor layer 104. As such, theoptical shield layer 108 shields at least one of the pluralities ofphotodiodes 102 fromlight 103 in accordance with the teachings of the present invention. In one example, theoptical shield layer 108 includes a metal material such as for example but not limited to aluminum, copper or the like. In one example, aplanarization layer 116 is disposed over thecolor filter layer 106 such that theplanarization layer 116, or at least a portion of theplanarization layer 116, is disposed between theoptical shield layer 108 and thecolor filter layer 106 as shown in accordance with the teachings of the present invention. -
FIG. 1B illustrates the cross-section view of an example of thepixel array 101 ofFIG. 1A with an additional portion of theplanarization layer 116 deposited over theplanarization layer 116, as well as over theoptical shield layer 108 on thebackside 105 in accordance with the teachings of the present invention. As such, theoptical shield layer 108 floats within, or in other words is encapsulated within theplanarization layer 116 as illustrated inFIG. 1B in accordance with the teachings of the present invention. -
FIG. 1C illustrates the cross-section view of the example of thepixel array 101 ofFIG. 1B with one ormore lenses 118 fabricated on top of theplanarization layer 116 on thebackside 105 in accordance with the teachings of the present invention. - It should be noted that the examples shown in
FIGS. 1A-1C share the similar trait of having theoptical shield layer 108 located proximate to the color filter layer 106 (with thecolor filter layer 106 located between theoptical shield layer 108 and the semiconductor layer 104). As such, thecolor filter layer 106 is coated onto thebackside 105 of thepixel array 101 with no prior patterned metal topography from, for example, theoptical shield 108 in accordance with the teachings of the present invention. In other words, the metal of theoptical shield layer 108 is deposited after thecolor filters color filter layer 106 in accordance with the teachings of the present invention. This helps relieve various electro-mechanical stresses that would otherwise result as a consequence of locating thecolor filter layer 106 in the same plane as theoptical shield layer 108 as is done in some conventional device architectures. -
FIG. 2 is an illustration of animaging system 202 including an example pixel array 201 (including individual pixels 212),control circuitry 206 coupled to thepixel array 201 to control operation of thepixel array 201,readout circuitry 208 coupled to thepixel array 201 to readout image data from thepixel array 201, andfunction logic 210 coupled to thereadout circuitry 208 to store the image data readout from thepixel array 201. - In one example, the
pixel array 201 is a two-dimensional array of image sensors or pixels (e.g., pixels P1, P2, P3 . . . , Pn). It is noted thatpixel array 201 may be an example ofpixel array 101 ofFIGS. 1A-1C , and that similarly named and numbered elements referenced inFIG. 2 may be coupled and function similar to as described above inFIGS. 1A-1C . As illustrated, eachpixel 212 can be arranged into a row (e.g., rows R1, R2, R3 . . . , Ry) and column (e.g., column C1, C2, C3 . . . , Cx) to acquire image data of an object, which can then be used to render an image of said object. - In one example, after each
pixel 212 has acquired its image data or image charge, the image data is read out byreadout circuitry 208 and then transferred to functionlogic 210. In various examples,readout circuitry 208 may include amplification circuitry, analog-to-digital (ADC) conversion circuitry, or otherwise. In one example,readout circuitry 208 may read out a row of image data at a time along readout column lines (illustrated) or may read out the image data using a variety of other techniques (not illustrated), such as a serial read out or a full parallel read out of all pixels simultaneously.Function logic 210 may simply store the image data or even manipulate the image data by applying post image effects (e.g., crop, rotate, remove red eye, adjust brightness, adjust contrast, or otherwise). - In one example,
control circuitry 206 is coupled topixel array 201 to control operational characteristics ofpixel array 201. For example,control circuitry 206 may generate a shutter signal for controlling image acquisition. In one example, the shutter signal is a global shutter signal for simultaneously enabling allpixels 212 withinpixel array 201 to simultaneously capture their respective image data during a single acquisition window. In another example, the shutter signal is a rolling shutter signal such that each row, column, or group ofpixels 212 is sequentially enabled during consecutive acquisition windows. -
FIG. 3 is a flow chart of one example of a method of fabricating apixel array 300.Process block 302 shows that a plurality of photodiodes disposed in a semiconductor layer is formed. One skilled in the art will recognize that there are many possible materials/structures available to achieve the properties necessary for the plurality of photodiodes disposed in a semiconductor layer to function properly with respect to the scope of the present invention. In one example, process blocks 304 and 306 show that silicon carbide and silicon nitride interlayers may then be deposited.Process block 308 shows that a color filter layer is then formed. In one example, as shown inFIG. 1 above, the color filter layer may include red 120, green 122, and blue 124, color filters.Process block 310 shows that a planarization layer is deposited.Process block 312 shows that the optical shield layer is deposited and patterned such that the color filter layer is formed onto the pixel array prior to the optical shield layer being deposited and patterned onto the pixel array, in accordance with the teachings of the present invention. In one example, the optical shield layer includes a metal material such as for example but not limited to aluminum, copper or the like.Process block 314 shows that an additional planarization layer, or at least a portion of the planarization layer, is deposited after the optical shield layer is deposited, such that the optical shield layer floats within, or in other words is encapsulated within the planarization layer, in accordance with the teachings of the present invention.Process block 316 shows that lenses are then formed after the planarization layer is deposited. It is noted that the method of fabricating apixel array 300 contains steps to fabricate layers of device architecture shown above inFIGS. 1A-1C andFIG. 2 , and that similarly named and numbered elements referenced inFIG. 3 may be coupled and function similar to as described above inFIGS. 1A-1C andFIG. 2 . - The above description of illustrated embodiments of the invention, including what is described in the Abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize.
- These modifications can be made to the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification. Rather, the scope of the invention is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.
Claims (26)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/030,395 US8981512B1 (en) | 2013-09-18 | 2013-09-18 | Optical shield in a pixel cell planarization layer for black level correction |
CN201410008314.6A CN104469188B (en) | 2013-09-18 | 2014-01-08 | It is used for the optics shielding of black-level correction in pixel cell complanation layer |
TW103101304A TWI590660B (en) | 2013-09-18 | 2014-01-14 | Optical shield in a pixel cell planarization layer for black level correction |
HK15105282.9A HK1204836A1 (en) | 2013-09-18 | 2015-06-03 | Optical shield in a pixel cell planarization layer for black level correction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/030,395 US8981512B1 (en) | 2013-09-18 | 2013-09-18 | Optical shield in a pixel cell planarization layer for black level correction |
Publications (2)
Publication Number | Publication Date |
---|---|
US8981512B1 US8981512B1 (en) | 2015-03-17 |
US20150076639A1 true US20150076639A1 (en) | 2015-03-19 |
Family
ID=52632240
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/030,395 Active US8981512B1 (en) | 2013-09-18 | 2013-09-18 | Optical shield in a pixel cell planarization layer for black level correction |
Country Status (4)
Country | Link |
---|---|
US (1) | US8981512B1 (en) |
CN (1) | CN104469188B (en) |
HK (1) | HK1204836A1 (en) |
TW (1) | TWI590660B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015076475A (en) * | 2013-10-08 | 2015-04-20 | ソニー株式会社 | Solid-state imaging device, method of manufacturing the same, and electronic apparatus |
CN106796942A (en) * | 2014-10-03 | 2017-05-31 | 索尼半导体解决方案公司 | Solid-state imaging element, manufacture method and electronic equipment |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6793389B2 (en) * | 2002-02-04 | 2004-09-21 | Delphi Technologies, Inc. | Monolithically-integrated infrared sensor |
US20110018801A1 (en) * | 2009-07-27 | 2011-01-27 | Himax Technologies Limited | Visual Input/Output Device with Light Shelter |
US8569681B2 (en) * | 2006-08-31 | 2013-10-29 | Micron Technology, Inc. | Ambient infrared detection in solid state sensors |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7247829B2 (en) | 2005-04-20 | 2007-07-24 | Fujifilm Corporation | Solid-state image sensor with an optical black area having pixels for detecting black level |
US7999340B2 (en) | 2007-03-07 | 2011-08-16 | Altasens, Inc. | Apparatus and method for forming optical black pixels with uniformly low dark current |
JP5014971B2 (en) * | 2007-12-19 | 2012-08-29 | ソニーモバイルディスプレイ株式会社 | Display device |
JP5302644B2 (en) | 2008-12-03 | 2013-10-02 | キヤノン株式会社 | Imaging apparatus and imaging system |
JP5716347B2 (en) | 2010-10-21 | 2015-05-13 | ソニー株式会社 | Solid-state imaging device and electronic device |
-
2013
- 2013-09-18 US US14/030,395 patent/US8981512B1/en active Active
-
2014
- 2014-01-08 CN CN201410008314.6A patent/CN104469188B/en active Active
- 2014-01-14 TW TW103101304A patent/TWI590660B/en active
-
2015
- 2015-06-03 HK HK15105282.9A patent/HK1204836A1/en unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6793389B2 (en) * | 2002-02-04 | 2004-09-21 | Delphi Technologies, Inc. | Monolithically-integrated infrared sensor |
US8569681B2 (en) * | 2006-08-31 | 2013-10-29 | Micron Technology, Inc. | Ambient infrared detection in solid state sensors |
US20110018801A1 (en) * | 2009-07-27 | 2011-01-27 | Himax Technologies Limited | Visual Input/Output Device with Light Shelter |
Also Published As
Publication number | Publication date |
---|---|
CN104469188A (en) | 2015-03-25 |
HK1204836A1 (en) | 2015-12-04 |
CN104469188B (en) | 2018-01-23 |
US8981512B1 (en) | 2015-03-17 |
TW201513328A (en) | 2015-04-01 |
TWI590660B (en) | 2017-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9305949B2 (en) | Big-small pixel scheme for image sensors | |
US9571763B2 (en) | Split pixel high dynamic range sensor | |
US9666631B2 (en) | Photodiode and filter configuration for high dynamic range image sensor | |
US9911773B2 (en) | Virtual high dynamic range large-small pixel image sensor | |
US9590005B1 (en) | High dynamic range image sensor with reduced sensitivity to high intensity light | |
US8101978B2 (en) | Circuit and photo sensor overlap for backside illumination image sensor | |
US9270953B2 (en) | Wafer level camera having movable color filter grouping | |
US11251218B2 (en) | Image sensors with enhanced wide-angle performance | |
US8237121B2 (en) | Alternating row infrared filter for an image sensor | |
US9312299B2 (en) | Image sensor with dielectric charge trapping device | |
JP2011530165A (en) | Image sensor having multiple sensing layers | |
KR102271513B1 (en) | Solid-state imaging element, method of manufacturing the same, and imaging device | |
US9007504B2 (en) | Method, apparatus and system for reducing pixel cell noise | |
US9276029B1 (en) | Optical isolation grid over color filter array | |
US9799699B2 (en) | High near infrared sensitivity image sensor | |
US9819883B2 (en) | Global shutter correction | |
US10665626B2 (en) | High dynamic range image sensors | |
US20190253647A1 (en) | Image sensors with metal-covered optical black pixels | |
US8981512B1 (en) | Optical shield in a pixel cell planarization layer for black level correction | |
CN106920809B (en) | Image sensor color correction | |
CN104659044A (en) | Solid State Imaging Device And Manufacturing Method For Solid State Imaging Device | |
US9360607B1 (en) | Color filter array with support structures to provide improved filter thickness uniformity | |
US20210057466A1 (en) | Pixel array with isolated pixels | |
US20200099878A1 (en) | Cmos image sensor with multiple stage transfer gate | |
TW201517254A (en) | Image sensor with doped semiconductor region for reducing image noise |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: OMNIVISION TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, GANG;LI, JIN;MAO, DULI;AND OTHERS;SIGNING DATES FROM 20130814 TO 20130815;REEL/FRAME:031233/0022 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |