US20150002197A1 - System and method for variable frequency clock generation - Google Patents
System and method for variable frequency clock generation Download PDFInfo
- Publication number
- US20150002197A1 US20150002197A1 US14/046,041 US201314046041A US2015002197A1 US 20150002197 A1 US20150002197 A1 US 20150002197A1 US 201314046041 A US201314046041 A US 201314046041A US 2015002197 A1 US2015002197 A1 US 2015002197A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- current
- control
- coupled
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
Definitions
- Integrated circuits and processors typically operate with a specific expected supply voltage. Maintaining a steady voltage supply assists with assuring that higher operating frequencies of various logic circuits in the integrated circuit and/or processor operates correctly with proper timing margins. However, if a lower voltage supply than required is encountered, this may cause timing failures, which can be catastrophic to the operation of the integrated circuit and/or processor.
- the power requirements of a processor can vary drastically. For example, as part of its operation, code and logic may cause occasional spikes in processing activity, which may result in a sudden increase in power needed by the processor (e.g., current drawn). These significant and sudden changes in drawn power may cause significant droops (and overshoots) in the supplied voltage, even though the power supply is providing the rated voltage needed for the processor to operate at the desired frequency. It is desirous to mitigate any effects of these voltage droops
- FIG. 1 shows a block diagram of a clock generation circuit according to an embodiment of the subject matter disclosed herein.
- FIG. 2 shows a block diagram of a frequency-locked loop circuit that may be part of the clock generation circuit of FIG. 1 according to an embodiment of the subject matter disclosed herein.
- FIG. 3 shows a block diagram of a voltage-droop detection circuit that may be part of the clock generation circuit of FIG. 1 according to an embodiment of the subject matter disclosed herein.
- FIG. 4 shows a block diagram a system that may include the clock generation circuit of FIG. 1 according to an embodiment of the subject matter disclosed herein.
- an embodiment as described herein provides for a variable frequency clock generator.
- a clock generator having a voltage-droop detector circuit configured to monitor a supply voltage to an integrated circuit. If the supply voltage falls below a specific threshold, a voltage-droop flag may be set such that a frequency-locked loop is triggered into a voltage-droop mode for handling the voltage droop at the supply voltage.
- a current control signal that is input to an oscillator (in the frequency-locked loop) that generates a system clock signal is reduced by sinking current away from the current control signal to the oscillator. This results in an immediate reduction on the system clock frequency which will alleviate current demands for the circuit by slowing down the operation of various components.
- biasing functions are provided for biasing the current control signal back to an initial state after the voltage droop situation has been cleared.
- Various biasing functions may be used depending on the speed in which one desires that the frequency of the system click signal return to its initial frequency.
- FIG. 1 shows a block diagram of a clock generation circuit 100 according to an embodiment of the subject matter disclosed herein.
- the clock generation circuit 100 may include, generally, two components for determining if and when the system clock signal 140 may be modified in response to a voltage-droop event. These two components, as shown in the embodiment of FIG. 1 , include a voltage-droop detection circuit 110 and a frequency-locked loop circuit 120 .
- the voltage-droop detection circuit 110 includes a supply voltage input signal 130 and a reference voltage input signal 135 .
- the voltage-droop detection circuit is configured to compare the supply voltage 130 to the reference voltage 135 . If the comparison yields a large enough deviation (e.g., the supply voltage falls below a specific threshold with respect to the reference voltage 135 ), then the voltage-droop detection circuit generates a voltage-droop flag 115 .
- the voltage-droop detection circuit is described in greater detail below with respect to FIG. 3 .
- the voltage-droop flag 115 may be input to the frequency-locked loop (FLL) circuit 120 as a trigger for entering or leaving a droop mode of operation.
- the FLL 120 will operate in a droop mode of operation wherein the frequency of the system clock signal 140 that is generated is reduced. If the flag 115 is de-asserted, the operating mode of the FLL 120 will return to a normal mode of operation.
- the FLL 120 may be other kinds of clock generating circuitry, such as a phase-locked loop (PLL). The transition into and transition from these modes of operation are discussed in greater detail below with respect to FIG. 2 .
- FIG. 2 a block diagram is shown of a FLL circuit 120 that may be part of the clock generation circuit of FIG. 1 according to an embodiment of the subject matter disclosed herein.
- the FLL circuit 120 of FIG. 2 may typically be used to generate s system clock signal 140 to be used in circuits coupled to the clock generator 100 of FIG. 1 .
- Such circuits may be disposed on the same integrated circuit die as the clock generator or on other integrated circuit dies or printed circuit boards coupled to the clock generator 100 , such as separate processors and memories (shown in FIG. 4 ).
- these circuits are also typically coupled to the overall supply voltage ( 130 of FIG. 1 ) such that as these various circuits perform operations, the voltage supplied by the power supply (not shown) may exhibit droops in voltage due to increased current demand by these various circuits as briefly discussed above.
- an oscillator 210 generates the system clock signal 140 .
- the oscillator 210 is a digitally controlled oscillator (DCO) such that a digital error signal 221 is used as a feedback signal to continually adjust the output of the DCO 210 (i.e., the system clock signal 140 ).
- the digital error signal 221 is generated from a digital integrator 220 that receives a feedback signal 232 from a cycle counter 230 which is coupled to the system clock signal 140 (e.g., the output of the DCO 210 to provide feedback).
- the DCO 210 may be synchronized to an external frequency reference 231 which is used as an input to the digital counter 230 .
- the frequency of this external reference signal is typically a low frequency signal that is used as a reset signal to the digital counter 230 .
- the digital counter 230 acts as a frequency divider, counting pulses from a system clock 140 (typically several MHz) and toggling the state of its output when the count reaches a specific and programmable value.
- the frequency of the output of the digital counter 230 can thus be defined by the number of pulses counted (of the system clock signal 140 ), and this generates a feedback signal 232 at the desired frequency to be used as input to the digital integrator 220 .
- the digital counter 230 effectively compares the frequency of system clock signal 140 to a multiple of the frequency of a lower-frequency reference clock signal 231 , and generates a feedback signal 232 in response to the comparison.
- the digital counter 230 may cause the frequency of system clock 140 to be 2000 times (e.g., 2 GHz) the frequency of the reference clock (e.g., 1 MHz).
- the digital integrator 220 effectively provides a low-pass filter for the feedback signal 232 from the digital counter 230 , and provides a digital control word 221 to a current control circuit 260 for the DCO 210 so as to set and maintain the frequency of system clock 140 at the desired frequency.
- the DCO 210 , digital counter 230 , and digital integrator 220 form a feedback loop that maintains the frequency of system clock 140 at a programmable multiple of the reference clock 231 .
- the operation of the current control circuit 260 may be dependent upon the assertion or de-assertion of the droop voltage flag 115 as discussed further below.
- the switch 265 is open and a control current signal 270 is generated through the current control circuit 260 for controlling the current controlled oscillator 250 . This is done so through a current digital-to-analog converter (DAC) 240 , such that the digital control word 221 is converted into an analog current signal. Further, a subtractor DAC 245 also receives the digital control word 221 and converts it into a similar analog current signal.
- DAC current digital-to-analog converter
- the current control circuit 260 includes an internal voltage supply rail Vdd.
- the DAC 240 draws a current I through transistor M 2 from the Vdd rail.
- this current I will simply be referred to as I and derives from a combination of a current source coupled to the Vdd rail as adjusted by the digital control word 221 via the DAC 240 .
- This current I is mirrored on transistor M 3 and M 4 .
- the transistor M 3 includes a drain terminal coupled to the subtractor DAC 245 and therefore draws a current from the drain terminal of approximately one half of the current through the transistor M 2 , i.e., I/ 2 .
- the other half of the current I is sunk through transistor M 5 to ground.
- the current through the subtractor DAC 245 will always remain at I/ 2 .
- the purpose of this portion of the circuit is to establish a current through transistor M 5 as approximately one half of the current I though transistor M 2 and M 3 .
- the droop-voltage flag 115 is not set and the switch 265 is open. Therefore, no current may flow through transistor M 6 and the entire current I flows into the current controlled oscillator 250 as the oscillator control signal 270 .
- any currents sunk by the subtractor DAC 245 may effectively be ignored as not affecting the generation of the system clock signal 140 .
- the voltage-droop flag 115 may be set and close the switch 265 .
- the voltage-droop flag 115 freezes the digital control word 221 from the digital integrator at its current value; that is, the voltage-droop flag 115 causes the digital integrator 220 to effectively ignore the error signal 232 from the counter 230 .
- the digital integrator 220 changes the value of the digital control word 221 such that the current generated by the current DAC 240 is reduced to the difference current (e.g., I/ 2 ).
- the current generated by the subtractor DAC 245 remains at I/ 2 and the current sunk through the current mirror of M 5 and M 6 begins to fall toward zero current.
- the current-controlled oscillator 250 continues to receive the same value of a current control signal 270 (e.g., I/ 2 ).
- the subtractor DAC 245 serves the purpose of quickly reducing the frequency of the system clock signal 140 until the digital integrator 220 has a chance to reduce the current from the current DAC 240 and the additional current from the current DAC above a value of I/ 2 is sunk though the current mirror of M 5 and M 6 until reaching equilibrium.
- the FLL 120 remains in this droop-voltage mode of operation until the droop voltage flag 115 is de-asserted.
- the droop voltage flag may be cleared (e.g., de-asserted) in any manner of ways as discussed below with respect to FIG. 3 .
- the switch 265 once again opens up and creates an open circuit leg through transistor M 6 .
- the digital integrator 220 begins to change the digital control word 221 back toward its pre-droop mode value (which the digital integrator 220 previously stored in response to the droop voltage flag 115 ).
- the digital integrator 220 may be configured to cause the digital control word 221 to ramp back to its initial value using a number of possible methods.
- the digital integrator 220 begins biasing the digital control word 221 back to its initial value at a programmable rate.
- the programmable rate may be steady ramp function (both linearly steady and exponentially steady) or segmented, and may even be non-monotonic. Therefore, the current generated by the current DAC 240 ramps back up to I at the same programmable rate, as does the current sunk by the transistor M 5 ramp back up to I/ 2 (or whatever other fraction of I for which it is programmed) at the same programmed rate. Likewise, the frequency of system clock signal 140 eventually also ramps back up its initial frequency in a controlled manner at the same programmable rate.
- Additional control parameters may be in place to guard against situations where the supply voltage droops again before returning to an initial frequency or in situations where the supply voltage droops continuously after getting back to an initial frequency (e.g., chattering).
- the FLL 120 repeats the above procedure without waiting for system clock signal 140 to ramp back up to F. That is, the voltage-droop flag 115 is again set, and the procedure repeats.
- the digital integrator 220 is in the midst of biasing the digital control word 221 back to its pre-droop value, when the droop-voltage flag 115 is set and the switch is closed—creating a current path of approximately half of the current control signal to sink through transistor M 6 again.
- the FLL 120 may be a droop-voltage mode for an extended period of time.
- additional factors such as temperature and environmental factors may alter what the best pre-droop-voltage frequency ought to be. That is, because the FLL 120 is not operating in normal mode for an extended period of time, other aspects of the clock generator 100 which may take into account temperature and ambient environment, have been suspended for some time and temperature and ambient conditions may no longer match the pre-droop-voltage frequency in which the digital integrator 220 has stored prior to the voltage-droop flag 115 being asserted.
- the FLL 120 may utilize the droop counter 234 counter to count system clock signal 140 pulses in response to the voltage-droop flag 115 .
- the FLL 120 may close the feedback loop immediately in response to clearing the voltage-droop flag (i.e., the voltage droop on the supply voltage is no longer present), so that the FLL 120 can acquire the proper value of the digital control word 221 to force the frequency of system clock signal back to F without following the programmed biasing function. Although this may be slower, it may be more accurate given the time that the FLL 120 was in voltage-droop mode.
- the FLL 120 may dynamically increase the time for biasing the frequency of system clock signal 140 back to F after a reset of voltage-droop flag 115 . That is, it may become apparent that using an initial biasing function to return the frequency of the system clock signal 140 back to F may be too fast and actually cause subsequent droops on the supply voltage as functionality of the systems is increased due to the rapidly increasing frequency of the system clock signal 140 . As a result, a chattering effect (e.g., a consistent transition between droop-voltage mode and normal operation mode) may be affected. Therefore, the FLL 120 may be configured to recognize a number of transitions in a specific time period whereby the biasing function is adjusted in response.
- FIG. 3 shows a block diagram of a voltage-droop detection circuit 110 that may be part of the clock generation circuit 100 of FIG. 1 according to an embodiment of the subject matter disclosed herein.
- the droop voltage flag 115 may be set in response to a high-speed voltage comparator 325 detecting that the actual supply voltage 130 has fallen below a specific and programmable trip voltage or reference voltage 135 .
- a threshold voltage 340 may be programmable using a resistor ladder 320 that may be controllable via a controller 330 . Thus, the controller 330 may set a specific threshold voltage 340 via the resistor ladder 320 .
- the droop detector 110 may include a first comparator 325 for receiving the threshold voltage 340 and a supply voltage 130 .
- the droop voltage detector 110 may also include comparator 365 for receiving the reference voltage 135 and the threshold voltage 340 that is set from the resistor ladder 320 .
- the effective trip voltage may be stored as a digital value via this feedback to the resistor ladder 320 in a simple manner e.g., via the controller 330 .
- the comparator 325 resets the voltage-droop flag 115 (e.g., de-asserts it).
- the threshold voltage falls below the supply voltage 130
- the voltage-droop flag 115 is set (e.g., asserted).
- the clock generator 100 as described above with respect to FIGS. 1-3 exhibits a number of advantages over previous clock generators of the past.
- conventional clock generators may often employ a multiplexor circuit in an effort to reduce clock frequency in response to a detected voltage droop in the supply voltage.
- the current DAC 240 of FIG. 2 uses little extra circuitry than what is already present for the FLL 120 .
- simply using the current DAC 240 in the additional ways described above eliminates any need for a cumbersome multiplexor.
- the frequency of system clock signal 140 is biased back toward the initial frequency at its very own frequency thereby eliminating any frequency-limiting factor as is present with a multiplexor and eliminating any delays associated with the elements of the multiplexor itself.
- the various ways in which the clock generator 100 biases the system clock signal 140 frequency back to its initial frequency does not utilize any manner of phase switching that is used in a multiplexor-based system. Switching between phases of a clock signal generates jitter on the system clock signal 140 that is not desirous. Thus, the biasing functions do not introduce any phase-switching jitter.
- the clock generator 100 of FIG. 1-3 provides an indication of a voltage droop in an asynchronous manner. That is, the voltage-droop flag 115 is generated independent of the system clock signal 140 .
- setting voltage-droop flag 115 switches in the current mirror (M 5 -M 6 ) to the path of the current control signal 270 to the oscillator 250 , and because this switching in of the current mirror (M 5 -M 6 ) can be done at any time, it is asynchronous. That is, the setting of voltage-droop flag 115 does not need to wait for an edge of system clock signal 140 , or an edge of any other clock.
- FIG. 4 shows a block diagram a system 400 that may include the clock generation circuit 100 of FIG. 1 according to an embodiment of the subject matter disclosed herein.
- the clock generator 100 may be disposed on a single integrated circuit die 401 as shown, or may be disposed across more than one integrated circuit die such as a second integrated circuit die 402 that is shown as coupled to the first integrated circuit die.
- the first or second integrated circuit dies may also include additional circuitry such as circuitry 403 s shown disposed on integrated circuit 401 .
- system 400 may also include a processor 405 and a memory 406 coupled to the clock generator 100 .
- These additional components may also be disposed on speared integrated circuit dies on the same integrated circuit die with the clock generator 100 .
- These additional components may also employ use of the system clock 140 generated by the clock generator 100 of the system 400 .
Abstract
Description
- The instant application claims priority to Indian Patent Application No. 1939/DEL/2013, filed Jun. 28, 2013, which application is incorporated herein by reference in its entirety.
- Integrated circuits and processors typically operate with a specific expected supply voltage. Maintaining a steady voltage supply assists with assuring that higher operating frequencies of various logic circuits in the integrated circuit and/or processor operates correctly with proper timing margins. However, if a lower voltage supply than required is encountered, this may cause timing failures, which can be catastrophic to the operation of the integrated circuit and/or processor.
- The power requirements of a processor can vary drastically. For example, as part of its operation, code and logic may cause occasional spikes in processing activity, which may result in a sudden increase in power needed by the processor (e.g., current drawn). These significant and sudden changes in drawn power may cause significant droops (and overshoots) in the supplied voltage, even though the power supply is providing the rated voltage needed for the processor to operate at the desired frequency. It is desirous to mitigate any effects of these voltage droops
- The foregoing aspects and many of the attendant advantages of the claims will become more readily appreciated as the same become better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
-
FIG. 1 shows a block diagram of a clock generation circuit according to an embodiment of the subject matter disclosed herein. -
FIG. 2 shows a block diagram of a frequency-locked loop circuit that may be part of the clock generation circuit ofFIG. 1 according to an embodiment of the subject matter disclosed herein. -
FIG. 3 shows a block diagram of a voltage-droop detection circuit that may be part of the clock generation circuit ofFIG. 1 according to an embodiment of the subject matter disclosed herein. -
FIG. 4 shows a block diagram a system that may include the clock generation circuit ofFIG. 1 according to an embodiment of the subject matter disclosed herein. - The following discussion is presented to enable a person skilled in the art to make and use the subject matter disclosed herein. The general principles described herein may be applied to embodiments and applications other than those detailed above without departing from the spirit and scope of the present detailed description. The present disclosure is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed or suggested herein.
- By way of overview, an embodiment as described herein provides for a variable frequency clock generator. In aspects, an embodiment includes a clock generator having a voltage-droop detector circuit configured to monitor a supply voltage to an integrated circuit. If the supply voltage falls below a specific threshold, a voltage-droop flag may be set such that a frequency-locked loop is triggered into a voltage-droop mode for handling the voltage droop at the supply voltage. In response, a current control signal that is input to an oscillator (in the frequency-locked loop) that generates a system clock signal is reduced by sinking current away from the current control signal to the oscillator. This results in an immediate reduction on the system clock frequency which will alleviate current demands for the circuit by slowing down the operation of various components. Such a state remains until the voltage droop has dissipated when the current path is removed for sinking some of the current control signal. Further, various biasing functions are provided for biasing the current control signal back to an initial state after the voltage droop situation has been cleared. Various biasing functions may be used depending on the speed in which one desires that the frequency of the system click signal return to its initial frequency.
- In conventional solutions to handling voltage droop, some problematic circuits would employ a multiplexor circuit in the signal path for the system clock. Thus, in response to detecting a voltage droop, these conventional systems would adjust the path of the clock signal through a series of multiplexors, effectively introducing delay into the clock signal. Thus, by adding unneeded delay, conventional clock generators attempted to “stretch” the initial clock signals by dividing down the frequency of the clock signal via delay elements in the large multiplexor. However, such large multiplexors are cumbersome and inefficient since additional circuitry is required that uses additional power. Thus, a solution that does not use any multiplexor-based frequency adjustment is desired.
-
FIG. 1 shows a block diagram of aclock generation circuit 100 according to an embodiment of the subject matter disclosed herein. Theclock generation circuit 100 may include, generally, two components for determining if and when thesystem clock signal 140 may be modified in response to a voltage-droop event. These two components, as shown in the embodiment ofFIG. 1 , include a voltage-droop detection circuit 110 and a frequency-lockedloop circuit 120. - As will be described in greater detail below, the voltage-
droop detection circuit 110 includes a supplyvoltage input signal 130 and a referencevoltage input signal 135. The voltage-droop detection circuit is configured to compare thesupply voltage 130 to thereference voltage 135. If the comparison yields a large enough deviation (e.g., the supply voltage falls below a specific threshold with respect to the reference voltage 135), then the voltage-droop detection circuit generates a voltage-droop flag 115. The voltage-droop detection circuit is described in greater detail below with respect toFIG. 3 . - Keeping focus on
FIG. 1 and this general overview of theclock generation circuit 100, the voltage-droop flag 115 may be input to the frequency-locked loop (FLL)circuit 120 as a trigger for entering or leaving a droop mode of operation. Generally, if theflag 115 is asserted, the FLL 120 will operate in a droop mode of operation wherein the frequency of thesystem clock signal 140 that is generated is reduced. If theflag 115 is de-asserted, the operating mode of the FLL 120 will return to a normal mode of operation. In other embodiments, theFLL 120 may be other kinds of clock generating circuitry, such as a phase-locked loop (PLL). The transition into and transition from these modes of operation are discussed in greater detail below with respect toFIG. 2 . - Turning attention to
FIG. 2 , a block diagram is shown of aFLL circuit 120 that may be part of the clock generation circuit ofFIG. 1 according to an embodiment of the subject matter disclosed herein. TheFLL circuit 120 ofFIG. 2 may typically be used to generate ssystem clock signal 140 to be used in circuits coupled to theclock generator 100 ofFIG. 1 . Such circuits may be disposed on the same integrated circuit die as the clock generator or on other integrated circuit dies or printed circuit boards coupled to theclock generator 100, such as separate processors and memories (shown inFIG. 4 ). Further, these circuits are also typically coupled to the overall supply voltage (130 ofFIG. 1 ) such that as these various circuits perform operations, the voltage supplied by the power supply (not shown) may exhibit droops in voltage due to increased current demand by these various circuits as briefly discussed above. - In the FLL of
FIG. 2 , anoscillator 210 generates thesystem clock signal 140. In this embodiment, theoscillator 210 is a digitally controlled oscillator (DCO) such that adigital error signal 221 is used as a feedback signal to continually adjust the output of the DCO 210 (i.e., the system clock signal 140). Thedigital error signal 221 is generated from adigital integrator 220 that receives afeedback signal 232 from acycle counter 230 which is coupled to the system clock signal 140 (e.g., the output of the DCO 210 to provide feedback). - In operation, the
DCO 210 may be synchronized to anexternal frequency reference 231 which is used as an input to thedigital counter 230. The frequency of this external reference signal is typically a low frequency signal that is used as a reset signal to thedigital counter 230. In this manner, thedigital counter 230 acts as a frequency divider, counting pulses from a system clock 140 (typically several MHz) and toggling the state of its output when the count reaches a specific and programmable value. The frequency of the output of thedigital counter 230 can thus be defined by the number of pulses counted (of the system clock signal 140), and this generates afeedback signal 232 at the desired frequency to be used as input to thedigital integrator 220. Thus, thedigital counter 230 effectively compares the frequency ofsystem clock signal 140 to a multiple of the frequency of a lower-frequencyreference clock signal 231, and generates afeedback signal 232 in response to the comparison. For example, thedigital counter 230 may cause the frequency ofsystem clock 140 to be 2000 times (e.g., 2 GHz) the frequency of the reference clock (e.g., 1 MHz). - Further, the
digital integrator 220 effectively provides a low-pass filter for thefeedback signal 232 from thedigital counter 230, and provides adigital control word 221 to acurrent control circuit 260 for theDCO 210 so as to set and maintain the frequency ofsystem clock 140 at the desired frequency. In summary, the DCO 210,digital counter 230, anddigital integrator 220 form a feedback loop that maintains the frequency ofsystem clock 140 at a programmable multiple of thereference clock 231. The operation of thecurrent control circuit 260 may be dependent upon the assertion or de-assertion of thedroop voltage flag 115 as discussed further below. - Thus, when the droop-
voltage flag 115 is de-asserted (e.g., the voltage of a supply voltage is maintained within a specific voltage level), one may say that the operation of theFLL 120 is in a normal mode. This is opposed to a droop-voltage mode when the droop-voltage flag 115 is asserted (as discussed next). In normal mode, theswitch 265 is open and a controlcurrent signal 270 is generated through thecurrent control circuit 260 for controlling the current controlledoscillator 250. This is done so through a current digital-to-analog converter (DAC) 240, such that thedigital control word 221 is converted into an analog current signal. Further, asubtractor DAC 245 also receives thedigital control word 221 and converts it into a similar analog current signal. - The
current control circuit 260 includes an internal voltage supply rail Vdd. TheDAC 240 draws a current I through transistor M2 from the Vdd rail. For the purposes herein, this current I will simply be referred to as I and derives from a combination of a current source coupled to the Vdd rail as adjusted by thedigital control word 221 via theDAC 240. This current I is mirrored on transistor M3 and M4. The transistor M3 includes a drain terminal coupled to thesubtractor DAC 245 and therefore draws a current from the drain terminal of approximately one half of the current through the transistor M2, i.e., I/2. The other half of the current I is sunk through transistor M5 to ground. During operation, the current through thesubtractor DAC 245 will always remain at I/2. The purpose of this portion of the circuit is to establish a current through transistor M5 as approximately one half of the current I though transistor M2 and M3. - Still referring to a normal mode of operation, the current/is also mirrored through transistor M4. Of course, in normal mode, the droop-
voltage flag 115 is not set and theswitch 265 is open. Therefore, no current may flow through transistor M6 and the entire current I flows into the current controlledoscillator 250 as theoscillator control signal 270. Thus, in normal mode, any currents sunk by thesubtractor DAC 245 may effectively be ignored as not affecting the generation of thesystem clock signal 140. - However, if the supply voltage is determined to have deviated too far below an expected level (e.g., drooped), then the voltage-
droop flag 115 may be set and close theswitch 265. When this occurs, first, the voltage-droop flag 115 freezes thedigital control word 221 from the digital integrator at its current value; that is, the voltage-droop flag 115 causes thedigital integrator 220 to effectively ignore the error signal 232 from thecounter 230. - Further, with
switch 265 closed, an additional current path is created for thecurrent control signal 270. The current that is generated as a result of this path now opened up is mirrored from transistor M5 though transistor M6. This current is I/2. Thus, the controlcurrent signal 270 falls from I to I/2 as soon as theswitch 265 closes. This, in turn, immediately causes the current-controlledoscillator 250 to begin generating asystem clock signal 140 that is half of the previous frequency. - Shortly thereafter, the
digital integrator 220 changes the value of thedigital control word 221 such that the current generated by thecurrent DAC 240 is reduced to the difference current (e.g., I/2). Likewise, the current generated by thesubtractor DAC 245 remains at I/2 and the current sunk through the current mirror of M5 and M6 begins to fall toward zero current. Thus, as the current through thecurrent DAC 240 begins to track lower (e.g., eventually settling on a current I/2), the current-controlledoscillator 250 continues to receive the same value of a current control signal 270 (e.g., I/2). That is, thesubtractor DAC 245 serves the purpose of quickly reducing the frequency of thesystem clock signal 140 until thedigital integrator 220 has a chance to reduce the current from thecurrent DAC 240 and the additional current from the current DAC above a value of I/2 is sunk though the current mirror of M5 and M6 until reaching equilibrium. TheFLL 120 remains in this droop-voltage mode of operation until thedroop voltage flag 115 is de-asserted. - Keeping focus on
FIG. 2 , the droop voltage flag may be cleared (e.g., de-asserted) in any manner of ways as discussed below with respect toFIG. 3 . When the droop-voltage flag 115 is de-asserted, theswitch 265 once again opens up and creates an open circuit leg through transistor M6. Further, thedigital integrator 220 begins to change thedigital control word 221 back toward its pre-droop mode value (which thedigital integrator 220 previously stored in response to the droop voltage flag 115). Thedigital integrator 220 may be configured to cause thedigital control word 221 to ramp back to its initial value using a number of possible methods. In one embodiment, thedigital integrator 220 begins biasing thedigital control word 221 back to its initial value at a programmable rate. The programmable rate may be steady ramp function (both linearly steady and exponentially steady) or segmented, and may even be non-monotonic. Therefore, the current generated by thecurrent DAC 240 ramps back up to I at the same programmable rate, as does the current sunk by the transistor M5 ramp back up to I/2 (or whatever other fraction of I for which it is programmed) at the same programmed rate. Likewise, the frequency ofsystem clock signal 140 eventually also ramps back up its initial frequency in a controlled manner at the same programmable rate. - Additional control parameters may be in place to guard against situations where the supply voltage droops again before returning to an initial frequency or in situations where the supply voltage droops continuously after getting back to an initial frequency (e.g., chattering). In one embodiment, if the supply voltage droops again before the frequency of system clock signal 140 ramps back up to F, then the
FLL 120 repeats the above procedure without waiting forsystem clock signal 140 to ramp back up to F. That is, the voltage-droop flag 115 is again set, and the procedure repeats. Thus, thedigital integrator 220 is in the midst of biasing thedigital control word 221 back to its pre-droop value, when the droop-voltage flag 115 is set and the switch is closed—creating a current path of approximately half of the current control signal to sink through transistor M6 again. - In another embodiment, if the
FLL 120 may be a droop-voltage mode for an extended period of time. Thus, additional factors such as temperature and environmental factors may alter what the best pre-droop-voltage frequency ought to be. That is, because theFLL 120 is not operating in normal mode for an extended period of time, other aspects of theclock generator 100 which may take into account temperature and ambient environment, have been suspended for some time and temperature and ambient conditions may no longer match the pre-droop-voltage frequency in which thedigital integrator 220 has stored prior to the voltage-droop flag 115 being asserted. Thus, theFLL 120 may utilize thedroop counter 234 counter to countsystem clock signal 140 pulses in response to the voltage-droop flag 115. When the voltage-droop flag 115 remains asserted and the count of this counter exceeds a programmable threshold, then, instead of ramping the value of thedigital control word 221 back to its pre-droop-voltage value as described above, theFLL 120 may close the feedback loop immediately in response to clearing the voltage-droop flag (i.e., the voltage droop on the supply voltage is no longer present), so that theFLL 120 can acquire the proper value of thedigital control word 221 to force the frequency of system clock signal back to F without following the programmed biasing function. Although this may be slower, it may be more accurate given the time that theFLL 120 was in voltage-droop mode. - In another embodiment, if the supply voltage continually droops before the frequency of
system clock signal 140 returns to F, then theFLL 120 may dynamically increase the time for biasing the frequency ofsystem clock signal 140 back to F after a reset of voltage-droop flag 115. That is, it may become apparent that using an initial biasing function to return the frequency of thesystem clock signal 140 back to F may be too fast and actually cause subsequent droops on the supply voltage as functionality of the systems is increased due to the rapidly increasing frequency of thesystem clock signal 140. As a result, a chattering effect (e.g., a consistent transition between droop-voltage mode and normal operation mode) may be affected. Therefore, theFLL 120 may be configured to recognize a number of transitions in a specific time period whereby the biasing function is adjusted in response. - Turning attention to the next figure,
FIG. 3 shows a block diagram of a voltage-droop detection circuit 110 that may be part of theclock generation circuit 100 ofFIG. 1 according to an embodiment of the subject matter disclosed herein. Thedroop voltage flag 115 may be set in response to a high-speed voltage comparator 325 detecting that theactual supply voltage 130 has fallen below a specific and programmable trip voltage orreference voltage 135. Athreshold voltage 340 may be programmable using aresistor ladder 320 that may be controllable via acontroller 330. Thus, thecontroller 330 may set aspecific threshold voltage 340 via theresistor ladder 320. Thedroop detector 110 may include afirst comparator 325 for receiving thethreshold voltage 340 and asupply voltage 130. Further, thedroop voltage detector 110 may also includecomparator 365 for receiving thereference voltage 135 and thethreshold voltage 340 that is set from theresistor ladder 320. When compared to thereference voltage 135, the effective trip voltage may be stored as a digital value via this feedback to theresistor ladder 320 in a simple manner e.g., via thecontroller 330. As can be expected, if thesupply voltage 130 rises above thethreshold voltage 340, thecomparator 325 resets the voltage-droop flag 115 (e.g., de-asserts it). Likewise, if the threshold voltage falls below thesupply voltage 130, then the voltage-droop flag 115 is set (e.g., asserted). - The
clock generator 100 as described above with respect toFIGS. 1-3 exhibits a number of advantages over previous clock generators of the past. As briefly discussed above, conventional clock generators (not shown in any figure) may often employ a multiplexor circuit in an effort to reduce clock frequency in response to a detected voltage droop in the supply voltage. However, such the embodiments described provide better resolution at much lower power than a multiplexor. Thecurrent DAC 240 ofFIG. 2 uses little extra circuitry than what is already present for theFLL 120. Thus, simply using thecurrent DAC 240 in the additional ways described above eliminates any need for a cumbersome multiplexor. Further, the frequency ofsystem clock signal 140 is biased back toward the initial frequency at its very own frequency thereby eliminating any frequency-limiting factor as is present with a multiplexor and eliminating any delays associated with the elements of the multiplexor itself. - In yet another advantage, the various ways in which the
clock generator 100 biases thesystem clock signal 140 frequency back to its initial frequency does not utilize any manner of phase switching that is used in a multiplexor-based system. Switching between phases of a clock signal generates jitter on thesystem clock signal 140 that is not desirous. Thus, the biasing functions do not introduce any phase-switching jitter. - Further yet, by using a voltage-
droop flag 115, theclock generator 100 ofFIG. 1-3 provides an indication of a voltage droop in an asynchronous manner. That is, the voltage-droop flag 115 is generated independent of thesystem clock signal 140. Thus, setting voltage-droop flag 115 switches in the current mirror (M5-M6) to the path of thecurrent control signal 270 to theoscillator 250, and because this switching in of the current mirror (M5-M6) can be done at any time, it is asynchronous. That is, the setting of voltage-droop flag 115 does not need to wait for an edge ofsystem clock signal 140, or an edge of any other clock. - The
clock generator 100 described above with respect toFIGS. 1-3 may be part of an overall system as well.FIG. 4 shows a block diagram asystem 400 that may include theclock generation circuit 100 ofFIG. 1 according to an embodiment of the subject matter disclosed herein. Theclock generator 100 may be disposed on a single integrated circuit die 401 as shown, or may be disposed across more than one integrated circuit die such as a second integrated circuit die 402 that is shown as coupled to the first integrated circuit die. The first or second integrated circuit dies may also include additional circuitry such as circuitry 403 s shown disposed on integratedcircuit 401. - Further yet, the
system 400 may also include aprocessor 405 and amemory 406 coupled to theclock generator 100. These additional components may also be disposed on speared integrated circuit dies on the same integrated circuit die with theclock generator 100. These additional components may also employ use of thesystem clock 140 generated by theclock generator 100 of thesystem 400. - While the subject matter discussed herein is susceptible to various modifications and alternative constructions, certain illustrated embodiments thereof are shown in the drawings and have been described above in detail. It should be understood, however, that there is no intention to limit the claims to the specific forms disclosed, but on the contrary, the intention is to cover all modifications, alternative constructions, and equivalents falling within the spirit and scope of the claims.
Claims (31)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IN1939DE2013 | 2013-06-28 | ||
IN1939/DEL/2013 | 2013-06-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150002197A1 true US20150002197A1 (en) | 2015-01-01 |
US8933737B1 US8933737B1 (en) | 2015-01-13 |
Family
ID=52114990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/046,041 Active US8933737B1 (en) | 2013-06-28 | 2013-10-04 | System and method for variable frequency clock generation |
Country Status (1)
Country | Link |
---|---|
US (1) | US8933737B1 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9503106B1 (en) * | 2015-12-11 | 2016-11-22 | Globalfoundries Inc. | Frequency-locked voltage regulated loop |
US9582027B2 (en) | 2014-06-09 | 2017-02-28 | Qualcomm Incorporated | Clock swallowing device for reducing voltage noise |
US9680391B2 (en) | 2015-03-27 | 2017-06-13 | Qualcomm Incorporated | Multi-input scalable rectifier droop detector |
US9778676B2 (en) | 2015-08-03 | 2017-10-03 | Qualcomm Incorporated | Power distribution network (PDN) droop/overshoot mitigation in dynamic frequency scaling |
WO2018013156A1 (en) * | 2016-07-12 | 2018-01-18 | Advanced Micro Devices, Inc. | Clock adjustment for voltage droop |
US10175734B1 (en) * | 2016-06-17 | 2019-01-08 | Altera Corporation | Techniques for adjusting latency of a clock signal to affect supply voltage |
US10303200B2 (en) * | 2017-02-24 | 2019-05-28 | Advanced Micro Devices, Inc. | Clock divider device and methods thereof |
CN109964198A (en) * | 2016-09-06 | 2019-07-02 | 安培计算有限责任公司 | Clock control based on voltage associated with microprocessor |
US20200007082A1 (en) * | 2018-06-29 | 2020-01-02 | Advanced Micro Devices, Inc. | Clock synthesizer with integrated voltage droop detection and clock stretching |
US20200004286A1 (en) * | 2017-04-04 | 2020-01-02 | Intel Corporation | Self-referenced droop detector circuitry |
US10707877B1 (en) * | 2019-06-27 | 2020-07-07 | Intel Corporation | Method and apparatus for switched adaptive clocking |
US10732701B1 (en) * | 2019-06-24 | 2020-08-04 | Mediatek Singapore Pte. Ltd. | Method and apparatus of dual threshold clock control |
US20220021306A1 (en) * | 2020-07-15 | 2022-01-20 | Stmicroelectronics S.R.L. | Converter circuit, corresponding device and method |
US11442082B2 (en) * | 2019-12-23 | 2022-09-13 | Graphcore Limited | Droop detection |
WO2023278193A1 (en) * | 2021-06-29 | 2023-01-05 | Advanced Micro Devices, Inc. | System and method for enabling clock stretching during overclocking in response to voltage droop |
WO2023121917A1 (en) * | 2021-12-21 | 2023-06-29 | Advanced Micro Devices, Inc. | Droop detection and control of digital frequency-locked loop |
WO2023183679A1 (en) * | 2022-03-25 | 2023-09-28 | Advanced Micro Devices, Inc. | User configurable hardware settings for overclocking |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102377555B1 (en) * | 2014-07-29 | 2022-03-22 | 삼성전자 주식회사 | Electronic device and clock control method thereof |
US9634676B2 (en) * | 2015-07-01 | 2017-04-25 | Qualcomm Incorporated | Circuits and methods providing clock frequency adjustment in response to supply voltage changes |
US10145868B2 (en) | 2016-03-14 | 2018-12-04 | Ampere Computing Llc | Self-referenced on-die voltage droop detector |
US10635159B2 (en) | 2016-05-27 | 2020-04-28 | Qualcomm Incorporated | Adaptive voltage modulation circuits for adjusting supply voltage to reduce supply voltage droops and minimize power consumption |
TWI610533B (en) * | 2016-09-01 | 2018-01-01 | 晨星半導體股份有限公司 | Frequency Adjusting Device and Method for Adjusting Frequency |
US10162373B1 (en) | 2017-02-28 | 2018-12-25 | Ampere Computing Llc | Variation immune on-die voltage droop detector |
US11290113B1 (en) | 2021-06-01 | 2022-03-29 | SambaNova Systems, Inc. | Variable-length clock stretcher with correction for digital DLL glitches |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5101178A (en) * | 1990-03-27 | 1992-03-31 | Nec Corporation | Crystal oscillator having frequency adjustment responsive to power supply voltage |
US6201434B1 (en) * | 1997-11-28 | 2001-03-13 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device having an oscillation circuit using reference current source independent from influence of variation of power supply voltage and threshold voltage of transistor |
US7023672B2 (en) * | 2003-02-03 | 2006-04-04 | Primarion, Inc. | Digitally controlled voltage regulator |
US7030707B2 (en) * | 2003-07-10 | 2006-04-18 | Samsung Electronics Co., Ltd. | Oscillator circuits and methods that change frequency in inverse proportion to power source voltage |
US20060221646A1 (en) * | 2005-03-30 | 2006-10-05 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method for controlling variations of switching frequency |
US20090067204A1 (en) * | 2006-08-16 | 2009-03-12 | On-Bright Electronics (Shanghai ) Co., Ltd. | System and method for providing control for switch-mode power supply |
US7545199B2 (en) * | 2004-02-04 | 2009-06-09 | Hynix Semiconductor Inc. | Power supply circuit for oscillator of semiconductor memory device and voltage pumping device using the same |
US20100225404A1 (en) * | 2000-05-11 | 2010-09-09 | Multigig, Inc. | Electronic pulse generator and oscillator |
US20110038426A1 (en) * | 2009-08-17 | 2011-02-17 | Hitachi, Ltd. | Transmission system and transmission method |
US20110074468A1 (en) * | 2009-09-25 | 2011-03-31 | Kuo-Ching Hsu | Frequency generator |
US8085102B2 (en) * | 2008-09-05 | 2011-12-27 | Em Microelectronic-Marin S.A. | Low-power relaxation oscillator |
US20120200273A1 (en) * | 2011-02-07 | 2012-08-09 | Eom Hyun-Chul | Switch controller and converter including the same |
US20130307614A1 (en) * | 2012-05-18 | 2013-11-21 | Tensorcom, Inc. | Method and Apparatus for Improving the Performance of a DAC Switch Array |
US20140035690A1 (en) * | 2012-07-31 | 2014-02-06 | Samsung Electro-Mechanics Co., Ltd. | Voltage change compensation type oscillator and method of compensating error of oscillator |
US20140091870A1 (en) * | 2012-10-02 | 2014-04-03 | Dialog Semiconductor Gmbh | Area Efficient Single Capacitor CMOS Relaxation Oscillator |
US20140152361A1 (en) * | 2011-06-02 | 2014-06-05 | Micron Technology, Inc. | Apparatus and methods for altering the timing of a clock signal |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120187991A1 (en) | 2011-01-25 | 2012-07-26 | Advanced Micro Devices, Inc. | Clock stretcher for voltage droop mitigation |
-
2013
- 2013-10-04 US US14/046,041 patent/US8933737B1/en active Active
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5101178A (en) * | 1990-03-27 | 1992-03-31 | Nec Corporation | Crystal oscillator having frequency adjustment responsive to power supply voltage |
US6201434B1 (en) * | 1997-11-28 | 2001-03-13 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device having an oscillation circuit using reference current source independent from influence of variation of power supply voltage and threshold voltage of transistor |
US20100225404A1 (en) * | 2000-05-11 | 2010-09-09 | Multigig, Inc. | Electronic pulse generator and oscillator |
US7023672B2 (en) * | 2003-02-03 | 2006-04-04 | Primarion, Inc. | Digitally controlled voltage regulator |
US7030707B2 (en) * | 2003-07-10 | 2006-04-18 | Samsung Electronics Co., Ltd. | Oscillator circuits and methods that change frequency in inverse proportion to power source voltage |
US7545199B2 (en) * | 2004-02-04 | 2009-06-09 | Hynix Semiconductor Inc. | Power supply circuit for oscillator of semiconductor memory device and voltage pumping device using the same |
US20060221646A1 (en) * | 2005-03-30 | 2006-10-05 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method for controlling variations of switching frequency |
US20100165675A1 (en) * | 2005-03-30 | 2010-07-01 | On-Bright Electronics ( Shanghai) Co., Ltd. | System and method for controlling variations of switching frequency |
US7852640B2 (en) * | 2006-08-16 | 2010-12-14 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method for providing control for switch-mode power supply |
US20100172160A1 (en) * | 2006-08-16 | 2010-07-08 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method for providing control for switch-mode power supply |
US20090067204A1 (en) * | 2006-08-16 | 2009-03-12 | On-Bright Electronics (Shanghai ) Co., Ltd. | System and method for providing control for switch-mode power supply |
US20110292694A1 (en) * | 2006-08-16 | 2011-12-01 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method for providing control for switch-mode power supply |
US8085102B2 (en) * | 2008-09-05 | 2011-12-27 | Em Microelectronic-Marin S.A. | Low-power relaxation oscillator |
US20110038426A1 (en) * | 2009-08-17 | 2011-02-17 | Hitachi, Ltd. | Transmission system and transmission method |
US20110074468A1 (en) * | 2009-09-25 | 2011-03-31 | Kuo-Ching Hsu | Frequency generator |
US20120200273A1 (en) * | 2011-02-07 | 2012-08-09 | Eom Hyun-Chul | Switch controller and converter including the same |
US20140152361A1 (en) * | 2011-06-02 | 2014-06-05 | Micron Technology, Inc. | Apparatus and methods for altering the timing of a clock signal |
US20130307614A1 (en) * | 2012-05-18 | 2013-11-21 | Tensorcom, Inc. | Method and Apparatus for Improving the Performance of a DAC Switch Array |
US20140035690A1 (en) * | 2012-07-31 | 2014-02-06 | Samsung Electro-Mechanics Co., Ltd. | Voltage change compensation type oscillator and method of compensating error of oscillator |
US20140091870A1 (en) * | 2012-10-02 | 2014-04-03 | Dialog Semiconductor Gmbh | Area Efficient Single Capacitor CMOS Relaxation Oscillator |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9582027B2 (en) | 2014-06-09 | 2017-02-28 | Qualcomm Incorporated | Clock swallowing device for reducing voltage noise |
US9680391B2 (en) | 2015-03-27 | 2017-06-13 | Qualcomm Incorporated | Multi-input scalable rectifier droop detector |
US9778676B2 (en) | 2015-08-03 | 2017-10-03 | Qualcomm Incorporated | Power distribution network (PDN) droop/overshoot mitigation in dynamic frequency scaling |
US9503106B1 (en) * | 2015-12-11 | 2016-11-22 | Globalfoundries Inc. | Frequency-locked voltage regulated loop |
US10175734B1 (en) * | 2016-06-17 | 2019-01-08 | Altera Corporation | Techniques for adjusting latency of a clock signal to affect supply voltage |
US10642336B2 (en) | 2016-07-12 | 2020-05-05 | Advanced Micro Devices, Inc. | Clock adjustment for voltage droop |
WO2018013156A1 (en) * | 2016-07-12 | 2018-01-18 | Advanced Micro Devices, Inc. | Clock adjustment for voltage droop |
CN109964198A (en) * | 2016-09-06 | 2019-07-02 | 安培计算有限责任公司 | Clock control based on voltage associated with microprocessor |
US10303200B2 (en) * | 2017-02-24 | 2019-05-28 | Advanced Micro Devices, Inc. | Clock divider device and methods thereof |
US11048284B2 (en) * | 2017-04-04 | 2021-06-29 | Intel Corporation | Self-referenced droop detector circuitry |
US20200004286A1 (en) * | 2017-04-04 | 2020-01-02 | Intel Corporation | Self-referenced droop detector circuitry |
US10855222B2 (en) * | 2018-06-29 | 2020-12-01 | Advanced Micro Devices, Inc. | Clock synthesizer with integrated voltage droop detection and clock stretching |
US20200007082A1 (en) * | 2018-06-29 | 2020-01-02 | Advanced Micro Devices, Inc. | Clock synthesizer with integrated voltage droop detection and clock stretching |
US10732701B1 (en) * | 2019-06-24 | 2020-08-04 | Mediatek Singapore Pte. Ltd. | Method and apparatus of dual threshold clock control |
US10707877B1 (en) * | 2019-06-27 | 2020-07-07 | Intel Corporation | Method and apparatus for switched adaptive clocking |
US11442082B2 (en) * | 2019-12-23 | 2022-09-13 | Graphcore Limited | Droop detection |
US20220021306A1 (en) * | 2020-07-15 | 2022-01-20 | Stmicroelectronics S.R.L. | Converter circuit, corresponding device and method |
US11757346B2 (en) * | 2020-07-15 | 2023-09-12 | Stmicroelectronics S.R.L. | Single inductor multiple output switching converter and method to control the same |
WO2023278193A1 (en) * | 2021-06-29 | 2023-01-05 | Advanced Micro Devices, Inc. | System and method for enabling clock stretching during overclocking in response to voltage droop |
US11835998B2 (en) | 2021-06-29 | 2023-12-05 | Advanced Micro Devices, Inc. | System and method for enabling clock stretching during overclocking in response to voltage droop |
WO2023121917A1 (en) * | 2021-12-21 | 2023-06-29 | Advanced Micro Devices, Inc. | Droop detection and control of digital frequency-locked loop |
WO2023183679A1 (en) * | 2022-03-25 | 2023-09-28 | Advanced Micro Devices, Inc. | User configurable hardware settings for overclocking |
Also Published As
Publication number | Publication date |
---|---|
US8933737B1 (en) | 2015-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8933737B1 (en) | System and method for variable frequency clock generation | |
CN107852133B (en) | Circuit and method for providing clock frequency adjustment in response to supply voltage variation | |
US9838025B1 (en) | Method for reducing lock time in a closed loop clock signal generator | |
US8610473B2 (en) | Phase lock loop with adaptive loop bandwidth | |
US6252466B1 (en) | Power-up detector for a phase-locked loop circuit | |
US10579126B2 (en) | Clock frequency reduction for an electronic device | |
US20080191746A1 (en) | Automatic static phase error and jitter compensation in pll circuits | |
US20080272808A1 (en) | Means To Detect A Missing Pulse And Reduce The Associated PLL Phase Bump | |
US10425089B2 (en) | Master/slave frequency locked loop | |
US20210111727A1 (en) | Dpll restart without frequency overshoot | |
US11513010B2 (en) | Temperature monitoring | |
US5874863A (en) | Phase locked loop with fast start-up circuitry | |
US10749513B2 (en) | SoC supply droop compensation | |
KR20140058597A (en) | Injection-locking a slave oscillator to a master oscillator with no frequency overshoot | |
US6946887B2 (en) | Phase frequency detector with programmable minimum pulse width | |
Raychowdhury et al. | A fully-digital phase-locked low dropout regulator in 32nm CMOS | |
US20210159905A1 (en) | Phase locked loop circuit | |
US9621171B1 (en) | Frequency scaling method, circuit and associated all-digital phase-locked loop | |
US11630161B1 (en) | Flexible circuit for droop detection | |
US10608619B1 (en) | Power-on reset circuit and related reset method | |
KR20160076644A (en) | Spread spectrum clock generator based on sub-sampling phase locked loop and auto-calibration method using the same | |
Kwak et al. | A 550–2260MHz self-adjustable clock generator in 28nm FDSOI | |
US11108382B1 (en) | Oscillator calibration | |
Giuffredi et al. | A programmable power-on-reset circuit for automotive applications | |
US9553593B1 (en) | Delay locked loop and associated control method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS (CROLLES 2) SAS, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DAUTRICHE, PIERRE;REEL/FRAME:031347/0593 Effective date: 20130603 Owner name: STMICROELECTRONICS PVT. LTD., INDIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHATTERJEE, KALLOL;AGARWAL, NITIN;YOUSUF, JUNAID;AND OTHERS;REEL/FRAME:031347/0414 Effective date: 20130530 |
|
AS | Assignment |
Owner name: STMICROELECTRONICS INTERNATIONAL N.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS PVT. LTD.;REEL/FRAME:031704/0511 Effective date: 20131202 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: STMICROELECTRONICS INTERNATIONAL N.V., SWITZERLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS (CROLLES 2) SAS;REEL/FRAME:057777/0628 Effective date: 20211006 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, PENNSYLVANIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS INTERNATIONAL N.V.;REEL/FRAME:058298/0235 Effective date: 20211016 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |