US20140346585A1 - Semiconductor memory device and method for manufacturing the same - Google Patents
Semiconductor memory device and method for manufacturing the same Download PDFInfo
- Publication number
- US20140346585A1 US20140346585A1 US14/018,851 US201314018851A US2014346585A1 US 20140346585 A1 US20140346585 A1 US 20140346585A1 US 201314018851 A US201314018851 A US 201314018851A US 2014346585 A1 US2014346585 A1 US 2014346585A1
- Authority
- US
- United States
- Prior art keywords
- step portion
- layer
- electrode layer
- film
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 13
- 238000000034 method Methods 0.000 title claims description 16
- 238000004519 manufacturing process Methods 0.000 title claims description 4
- 238000003860 storage Methods 0.000 claims abstract description 14
- 239000012535 impurity Substances 0.000 claims description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- 230000000149 penetrating effect Effects 0.000 claims description 4
- 239000000463 material Substances 0.000 description 11
- 230000006870 function Effects 0.000 description 10
- 239000000758 substrate Substances 0.000 description 7
- 230000005684 electric field Effects 0.000 description 6
- 238000000926 separation method Methods 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H01L27/11582—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
Definitions
- Embodiments described herein relate generally to a semiconductor memory device and a method for manufacturing the same.
- a three-dimensionally arrayed memory device in which a memory hole is formed in a stacked body that includes a plurality of electrode layers, which function as a control gate in a memory cell, and a plurality of insulating layers between electrode layers, the electrode layers and the insulating layers being stacked alternately with each other, and a silicon body is provided to be a channel in a sidewall of the memory hole via a charge storage film.
- the channel of the memory cell transistor of this type of three-dimensionally arrayed device is a vertical type. Also, there are restrictions on increasing the impurity concentration of the silicon body due to restrictions on the threshold voltage of the select transistor or the like. Therefore, the key to increasing the cell current is how to reduce the channel resistance of a portion (between electrode layers) that is not opposite the electrode layer.
- FIG. 1 is a schematic perspective view of a semiconductor memory device according to an embodiment
- FIG. 2 is an enlarged schematic view of a memory cell of the semiconductor memory device according to the embodiment
- FIG. 3A to FIG. 5B are schematic cross-sectional views showing a method for manufacturing the semiconductor memory device according to the embodiment
- FIGS. 6A to 6E are schematic cross-sectional views of the semiconductor memory device according to the embodiment.
- FIGS. 7A and 7B are graph showing a relationship of the space between electrode layers and the current-voltage characteristic.
- FIG. 8 is a graph showing the simulation results of the writing characteristics in a structure where the electrode layer has a step and a structure with no step.
- a semiconductor memory device includes a lower gate layer, a stacked body including a plurality of electrode layers and a plurality of insulating layers, alternately stacked on the lower gate layer, a channel body extending within the stacked body from the topmost electrode layer to the lower gate layer, and a memory film provided between the electrode layer and the channel body.
- the memory film includes a charge storage film.
- the electrode layer includes a step portion in which a step is formed in a stacking direction of the stacked body. The channel body and the memory film pass through the step portion.
- FIG. 1 is a schematic perspective view of a memory cell array 1 of a semiconductor memory device according to an embodiment.
- FIG. 2 is an enlarged schematic view of a portion enclosed by the dotted and dashed line in FIG. 1 .
- FIGS. 1 and 2 insulating layers between electrode layers WL have been omitted for ease of understanding the drawing.
- Y direction first direction
- X direction second direction
- Z direction third direction or stacking direction
- a memory cell array 1 of the embodiment includes a stacked body that includes a plurality of electrode layers WL and a plurality of insulating layers 55 (illustrated in FIG. 5B ), each of the electrode layers WL and each of the insulating layers 55 are stacked alternately.
- the stacked body is provided on a back gate BG as a lower gate layer.
- the number of layers of the electrode layer WL illustrated on the drawings is an example, and the number of layers of the electrode layer WL is optional.
- the back gate BG is provided on a substrate 10 via an insulating layer.
- the back gate BG and the electrode layer WL are conductive layers, for example, silicon layers to which impurities have been added.
- the memory cell array 1 includes a plurality of memory strings MS.
- a single memory string MS is formed in a U-shape and includes a pair of columns CL extending in the Z direction, and a connecting portion JP that connects bottom ends of each of the pair of columns CL.
- a drain side selection gate SGD is provided on a top end of one of the pair of columns CL in the U-shaped memory string MS, and a source side selection gate SGS is provided on a top end of the other.
- the drain side selection gate SGD and the source side selection gate SGS are provided above the topmost layer of the electrode layers WL via an insulating layer.
- the drain side selection gate SGD and the source side selection gate SGS are, for example, silicon layers to which impurities have been added.
- the drain side selection gate SGD and the source side selection gate SGS are separated in the Y direction by an insulating separation film.
- the stacked body below the drain side selection gate SGD and the stacked body below the source side selection gate SGS are separated in the Y direction by an insulating separation film 63 as illustrated in FIG. 5B .
- the stacked bodies between the pair of columns CL of the memory string MS are separated in the Y direction by the insulating separation film 63 .
- the stacked bodies between adjacent memory strings MS in the Y direction are separated by insulating separation films.
- a source line (for example, a metal film) SL is provided on the source side selection gate SGS via an insulating layer.
- a plurality of bit lines (for example, metal films) BL is provided above the drain side selection gate SGD and the source line SL, via an insulating layer. Each bit line BL extends in the Y direction.
- the memory string MS includes a channel body 20 provided within a U-shaped memory hole MH (illustrated in FIG. 5A ) formed in a stacked body that includes the back gate BG, the plurality of electrode layers WL, and the plurality of insulating layers 55 .
- the channel body 20 is, for example, a silicon film.
- the impurity concentration of the channel body 20 is lower than the impurity concentration of the electrode layer WL.
- the channel body 20 is provided within the U-shaped memory hole MH via a memory film 30 .
- the memory film 30 is provided between an inside wall of the memory hole MH and the channel body 20 .
- the channel body 20 is provided in a cylindrical shape, and the cylindrical memory film 30 is provided so as to surround the peripheral surface of the channel body 20 .
- the electrode layer WL surrounds the periphery of the channel body 20 via the memory film 30 .
- a core insulating film 40 is provided on an inner side of the channel body 20 .
- the core insulating film 40 is, for example, a silicon nitride film.
- the memory film 30 includes a block film 31 , a charge storage film 32 , and a tunnel film 33 .
- the block film 31 , the charge storage film 32 , and the tunnel film 33 are provided between the electrode layer WL and the channel body 20 , in that order from the electrode layer WL side.
- the block film 31 contacts the electrode layer WL, and the tunnel film 33 contacts the channel body 20 , and the charge storage film 32 is provided between the block film 31 and the tunnel film 33 .
- the channel body 20 functions as a channel in the memory cell transistor (hereinafter, referred to simply as memory cell), the electrode layer WL functions as a control gate of the memory cell, and the charge storage film 32 functions as a data memory layer that accumulates a charge infused from the channel body 20 .
- a memory cell is formed in a configuration in which a control gate encompasses the channel periphery at the location where the channel body 20 and each electrode layer WL intersect.
- the semiconductor memory device of the embodiment is a non-volatile semiconductor memory device that can freely erase and write data electrically, and can retain the contents of the memory even when the power supply is turned off.
- the memory cell is, for example, a charge trap type of memory cell.
- the charge storage film 32 includes a great number of trap sites that trap the charge, for example, a silicon nitride film, or a hafnium oxide film (HfO 2 film).
- the tunnel film 33 is, for example, a silicon oxide film, a silicon nitride film, or a stacked film made from these films, which functions as a potential barrier when charge is infused from the channel body 20 to the charge storage film 32 , or when charge accumulated in the charge storage film 32 is diffused to the channel body 20 .
- the block film 31 is, for example, a silicon oxide film, a silicon nitride film, an aluminum oxide film (Al 2 O 3 film), a hafnium oxide film (HfO 2 film), or a stacked film that includes at least one of these films, that prevents the charge accumulated in the charge storage film 32 from diffusing to the electrode layer WL.
- a drain side select transistor STD is provided on the top end of one of the pair of columns CL, and a source side select transistor STS is provided on the top end of the other.
- the drain side select transistor STD and the source side select transistor STS are vertical type transistors, the same as the memory cells.
- the drain side selection gate SGD functions as a gate electrode for the drain side select transistor STD.
- An insulating film (not illustrated) that functions as a gate insulating film for the drain side select transistor STD is provided between the drain side selection gate SGD and the channel body 20 .
- the channel body of the drain side select transistor STD is connected to the bit line BL above the drain side selection gate SGD.
- the source side selection gate SGS functions as a gate electrode for the source side select transistor STS.
- An insulating film (not illustrated) that functions as a gate insulating film for the source side select transistor STS is provided between the source side selection gate SGS and the channel body 20 .
- the channel body of the source side select transistor STS is connected to the source line SL above the source side selection gate SGS.
- a back gate transistor BGT is provided on the connecting portion JP of the memory string MS.
- the back gate BG functions as a gate electrode of the back gate transistor BGT.
- the memory film 30 provided within the back gate BG functions as a gate insulating film of the back gate transistor BGT.
- a plurality of memory cells is provided between the drain side select transistor STD and the back gate transistor BGT with the electrode layer WL of each layer as the control gate. Likewise, a plurality of memory cells is provided between the back gate transistor BGT and the source side select transistor STS with the electrode layer WL of each layer as the control gate.
- These memory cells in a plurality, the drain side select transistor STD, the back gate transistor BGT, and the source side select transistor STS are serially connected through the channel body 20 and configure a single U shaped memory string MS.
- This memory string MS is arrayed in plurality in the X direction and the Y direction, and therefore, a plurality of memory cells is three dimensionally provided in the X direction, Y direction, and Z direction.
- a plurality of electrode layers WL is separated in the first direction (Y direction).
- Each of the electrode layers WL separated in the first direction (Y direction) extends in the second direction (X direction).
- the second direction (X direction) is a direction within a plane parallel to the major surface of the substrate 10 and that intersects (for example, is perpendicular to) the first direction (Y direction).
- a plurality of columns CL of different memory strings MS is arranged in the X direction, sharing a single electrode layer WL extending in the X direction.
- the electrode layer WL of each layer includes a step portion in which a step is formed in the stacking direction (Z direction) of the stacked body. As illustrated in FIG. 5B , the electrode layers WL above the connecting portion JP of the memory string MS are positioned on the lower side (back gate BG side) of the electrode layers WL above the region where the connecting portion JP is not provided.
- the electrode layer WL on the first layer includes a lower step portion 101 and an upper step portion 102 positioned so as to sandwich the column CL in the Y direction.
- the upper step portion 102 and the lower step portion 101 are connected via a step portion 100 .
- the top surface of the lower step portion 101 is positioned on the lower side (back gate BG side) than the top surface of the upper step portion 102 of the electrode layer WL of the same layer as the lower step portion 101 .
- the bottom surface of the lower step portion 101 is positioned on the lower side (back gate BG side) than the bottom surface of the upper step portion 102 of the electrode layer WL of the same layer as the lower step portion 101 .
- top surface and the bottom surface of the lower step portion 101 , and the top surface and the bottom surface of the upper step portion 102 are parallel to the top surface of the back gate BG, and are not inclined.
- each lower step portion of the electrode layer WL of the different layers is stacked in the Z direction via the insulating layers 55
- each upper step portion of the electrode layer WL of the different layers is stacked in the Z direction via the insulating layers 55 .
- the column CL of the memory string MS penetrates the step portion 100 of the electrode layer WL, and extends within the stacked body from the topmost electrode layer WL to the back gate BG.
- a single column CL is sandwiched in the Y direction by the lower step portion 101 that contacts the column CL on a first side, and the upper step portion 102 that contacts the column CL on a second side.
- the distance L 2 between the bottom surface of the lower step portion 101 of the electrode layer WL and the top surface of the upper step portion 102 of the electrode layer WL that is one layer below that electrode layer WL is less than the distance L 1 between the lower step portions 101 and the distance L 1 between the upper step portions 102 of the electrode layers WL.
- the memory cell of the embodiment has a structure in which the periphery of the channel body 20 is surrounded by the electrode layer WL via the memory film 30 .
- the channel is formed by electrons that form carriers in the region opposing the electrode layer WL in the channel body 20 , and the resistance in the region becomes low.
- the impurity concentration of the channel body 20 is kept to a low concentration so that the select transistor is off at 0 volts, and is not increased more than is necessary.
- the key to increasing the cell current is how to reduce the channel resistance between the electrode layers WL.
- FIGS. 7A and 7B show the results obtained by device simulation for how the cell current flowing in the channel body 20 varies due to the distance between electrode layers WL (the width in the stacking direction of the space between electrode layers).
- the horizontal axis represents the voltage (V) applied to the electrode layer WL.
- the vertical axis represents the current (A) flowing in the channel body 20 .
- FIG. 7B is an enlarged graph of the current values on the vertical axis of FIG. 7A in the range of from 1 ⁇ 10 ⁇ 6 to 1 ⁇ 10 ⁇ 5 (A).
- FIGS. 7A and 7B show single logarithmic plots of the current-voltage characteristic when the distance between electrode layers WL (the width of the space) is 15 nm (solid line), 20 nm (broken line), 30 nm (dotted and dashed line), and 50 nm (double dotted and dashed line).
- the vertical axis represents a logarithmic scale.
- the thickness of the electrode layers WL is 30 nm.
- the threshold voltage is high, and the overdrive voltage from the threshold voltage is low, so the effect of the resistance component of the channel between the electrode layers WL on the cell current is extremely large.
- the step portion is provided in the electrode layer WL, and the columns CL are provided that include the channel body 20 and the memory film 30 that penetrate the step portion.
- a region 20 a represented by the dotted pattern in the channel body 20 illustrated in FIG. 2 is a region opposing the electrode layer WL via the memory film 30 , or is a region in which the electric field of the electrode layer WL is strong.
- the region 20 a is a lower resistance region than the region 20 b opposing the space between the electrode layers (the insulating layer between electrode layers).
- the distance L 2 between the bottom surface of the lower step portion 101 of the electrode layer WL and the top surface of the upper step portion 102 of the electrode layer WL one layer below that electrode layer WL is less than the distance L 1 between the lower step portions 101 and the distance L 1 between the upper step portions 102 of the electrode layers WL.
- the distance in the Z direction between the low resistance region 20 a opposing the lower step portion 101 of the electrode layer WL of the upper layer and the low resistance region 20 a opposing the upper step portion 102 of the electrode layer WL of the layer below becomes closer.
- the low resistance region 20 a opposing the lower step portion 101 of the electrode layer WL of the upper layer overlaps in the Z direction with the low resistance region 20 a opposing the upper step portion 102 of the electrode layer WL of the layer below.
- the cell current is increased by approximately one order of magnitude by changing the distance between electrode layers WL from 30 nm to 15 nm.
- the back gate BG is formed as a lower gate layer on the substrate 10 illustrated in FIG. 1 , via an insulating layer.
- FIG. 3A illustrates the back gate BG only.
- the back gate BG is a silicon layer to which, for example, boron is added as an impurity.
- a silicon oxide film is formed by, for example, the chemical vapor deposition (CVD) method on the top surface of the back gate BG, as a mask material 51 . Then, after a resist film is applied on the mask material 51 , the resist film is patterned using lithography.
- CVD chemical vapor deposition
- the mask material 51 is etched by, for example, reactive ion etching (RIE), and the mask material 51 is patterned.
- RIE reactive ion etching
- a concave portion 52 is formed in the back gate BG, as illustrated in FIG. 3B , by etching using the patterned mask material 51 as a mask.
- a silicon nitride film for example, is embedded by the CVD method in the concave portion 52 , as a sacrificial film 53 .
- the sacrificial film 53 is deposited on the back gate BG via the mask material 51 .
- the inside of the concave portion 52 is completely filled with the sacrificial film 53 .
- the sacrificial film 53 is etched back by dry etching using the RIE method, or by wet etching using, for example, H 3 PO 4 .
- the top surface of the sacrificial film 53 is recessed lower than (toward the substrate side) the top surface of the back gate BG, as illustrated in FIG. 3D . Then, the silicon oxide film used as the mask material 51 is removed by wet etching using, for example, hydrofluoric acid.
- a step is formed between the top surface of the back gate BG and the top surface of the sacrificial film 53 , as illustrated in FIG. 3E .
- the plan shape of the concave portion 52 in which the sacrificial film 53 is embedded is formed in, for example, a rectangular shape, and the portion where the step is formed is along the outline of the rectangular plan of the concave portion 52 .
- the electrode layers WL are silicon layers to which, for example, boron is added as an impurity.
- the insulating layers 55 are, for example, silicon oxide layers.
- the insulating layers 55 are provided between the electrode layers WL. Also, an insulating layer 55 is provided between the bottommost electrode layer WL and the back gate BG.
- Step portions are formed in the insulating layers 55 and the electrode layers WL, reflecting the step formed between the top surface of the back gate BG and the top surface of the sacrificial film 53 .
- the step portion 100 of the electrode layer WL is formed above the step formed between the top surface of the back gate BG and the top surface of the sacrificial film 53 .
- the step portion 100 is formed so that the portion above the sacrificial film 53 is positioned lower than (toward the back gate BG side of) the portion above the region where the sacrificial film 53 is not formed (above a convex portion of the back gate BG).
- the portions other than the step portion 100 are deposited parallel to the top surface of the back gate BG, and are not inclined.
- a hole 61 is formed penetrating the stacked body to reach the sacrificial film 53 , as illustrated in FIG. 4B .
- a pair of holes 61 is formed for every one concave portion (sacrificial film 53 ).
- the hole 61 is formed by the RIE method using a mask which is not illustrated on the drawings formed on the stacked body.
- the hole 61 passes through the step portion 100 of the electrode layer WL and the portion where the step portion is formed in the insulating layers 55 , to reach the sacrificial film 53 .
- the sacrificial film 53 which is a different material from the electrode layer WL and the insulating layer 55 , functions as an etching stopper for the etching to form the hole 61 .
- the sacrificial film 53 is removed.
- the sacrificial film 53 is removed by wet etching using H 3 PO 4 .
- the concave portion 52 formed in the back gate BG appears, as illustrated in FIG. 5A .
- the pair of holes 61 is connected to the concave portion 52 at their bottom ends, forming the U-shaped memory hole MH in the back gate BG and the stacked body on the back gate BG.
- the memory film 30 described above is formed on the inside walls of the memory hole MH, as illustrated in FIG. 5B , and the channel body 20 is formed on the inside walls of the memory film 30 .
- the core insulating film 40 is embedded on an inner side of the channel body 20 .
- a slit is formed in the stacked body above the connecting portion JP which is the bottom of the U-shaped memory string MS, and an insulating separation film (for example a silicon nitride film) 63 is embedded within the slit.
- the stacked bodies are separated in the first direction (Y direction) by the insulating separation film 63 .
- drain side selection gate SGD and the source side selection gate SGS illustrated in FIG. 1 are formed above the stacked body illustrated in FIG. 5B .
- the gate insulating film of the select transistors STD, STS, the channel bodies, and the like are formed, and the source line SL, the bit line BL and the like are formed.
- FIG. 6A is a schematic cross-sectional view of a memory cell according to another embodiment.
- FIG. 6B is a cross-sectional view at A-A in FIG. 6A .
- FIG. 6C is a cross-sectional view at B-B in FIG. 6A .
- FIG. 6D is a cross-sectional view at C-C in FIG. 6A .
- FIG. 6E is a cross-sectional view at D-D in FIG. 6A .
- FIG. 6A corresponds to a cross-section parallel to the YZ plane in FIG. 1 , and illustrates a cross-section of a portion where a single column CL passes through the stacked body. Also, the insulating layers between the electrode layers WL have been omitted from FIG. 6A .
- the cross-section in FIG. 6B is a cross-section of the column CL sectioned through the line A-A that connects the central portion in the film thickness direction of the surface where the lower step portion 101 of the first electrode layer WL from the top as illustrated in FIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where the upper step portion 102 of the same first electrode layer WL from the top contacts the column CL.
- the cross-section in FIG. 6C is a cross-section of the column CL sectioned through the line B-B that connects the central portion in the film thickness direction of the surface where the lower step portion 101 of the second electrode layer WL from the top as illustrated in FIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where the upper step portion 102 of the same second electrode layer WL from the top contacts the column CL.
- the cross-section in FIG. 6D is a cross-section of the column CL sectioned through the line C-C that connects the central portion in the film thickness direction of the surface where the lower step portion 101 of the third electrode layer WL from the top as illustrated in FIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where the upper step portion 102 of the same third electrode layer WL from the top contacts the column CL.
- the cross-section in FIG. 6E is a cross-section of the column CL sectioned through the line D-D that connects the central portion in the film thickness direction of the surface where the lower step portion 101 of the fourth electrode layer WL from the top as illustrated in FIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where the upper step portion 102 of the same fourth electrode layer WL from the top contacts the column CL.
- the sidewalls of the hole 61 are frequently tapered and inclined with respect to the major surface of the substrate, so the diameter of the hole on the upper layer side is larger, and the diameter of the hole on the lower layer side is smaller.
- the radius of curvature of the column CL is large, so it is difficult for the electric field to form in the tunnel film 33 , so the speed of writing and erasing may be slower than the lower layer side. Also, in the memory cells on the lower layer side where the hole diameter is small, the radius of curvature of the column CL is small, so it is easy for the electric field to form in the tunnel film 33 , so the speed of writing and erasing may be faster than the upper layer side.
- the difference in the writing and erasing speed between the upper layer side and the lower layer side results in a poorer writing distribution width, so it is desirable that the speed of writing and erasing is uniform from the top layer to the bottom layer.
- the diameter of the hole 61 in the lower portion side is smaller than that in the upper portion side due to the process of forming the hole 61 .
- the column CL is narrower on the lower layer side than the upper layer side.
- the distance in the Y direction between the lower step portion 101 and the upper step portion 102 at the electrode layer WL on the lower layer side is less than the distance in the Y direction between the lower step portion 101 and the upper step portion 102 at the electrode layer WL on the upper layer side.
- the step is formed in the base material on which the plurality of electrode layers WL is stacked, as illustrated in FIG. 3E .
- steps are formed in the electrode layers WL reflecting the step of the base material.
- the step is reduced the higher the electrode layer WL, so it is possible to reduce the size of the step.
- the step of the step portion is larger on the lower layer side of the plurality of electrode layers WL than on the upper layer side.
- the step between the lower step portion 101 and the upper step portion 102 of the electrode layer WL on the lower layer side is greater than the step between the lower step portion 101 and the upper step portion 102 of the electrode layer WL on the upper layer side.
- the cross-section of the column CL sectioned through a line that connects the central portion in the film thickness direction of the lower step portion 101 and the central portion in the film thickness direction of the upper step portion 102 is an elliptical shape.
- the cross-section of the column CL sectioned through a line that connects the central portion in the film thickness direction of the lower step portion 101 and the central portion in the film thickness direction of the upper step portion 102 is a portion where the electric field of the electrode layer WL is strong in the column CL of each memory cell.
- the cross-section is an elliptical shape, forming a portion where the curvature is gentle (the curvature radius is large), the electric field in the column CL is reduced.
- FIG. 8 is a graph showing the results of a simulation of the writing characteristics in a structure where the electrode layer WL has a step and a structure with no step.
- the horizontal axis represents the program time (seconds), and the vertical axis represents the threshold voltage (V) of the memory cell.
- the solid line is the structure with no step in the electrode layer WL
- the broken line is a structure with a step in the electrode layer WL, and results are shown for a writing voltage of 14 V, 16 V, and 18 V in both cases.
- the memory hole diameter was 50 nm
- the thickness of the electrode layer WL was 35 nm
- the distance between electrode layers WL was 25 nm
- the film thickness of the memory film 30 was 18.5 nm
- the step (L 3 in FIG. 6A ) of the electrode layer WL was 30 nm.
- the U-shaped memory string in which the bottom ends of the pair of columns are connected within the back gate BG which is the lower gate layer was described.
- the memory string may be formed with an I-shaped straight structure that passes through the lower gate layer (lower portion selection gate), the stacked body that includes the plurality of electrode layers stacked on the lower gate layer, and the upper portion gate layer (upper portion selection gate) provided on the stacked body.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2013-108059, filed on May 22, 2013; the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor memory device and a method for manufacturing the same.
- A three-dimensionally arrayed memory device is proposed in which a memory hole is formed in a stacked body that includes a plurality of electrode layers, which function as a control gate in a memory cell, and a plurality of insulating layers between electrode layers, the electrode layers and the insulating layers being stacked alternately with each other, and a silicon body is provided to be a channel in a sidewall of the memory hole via a charge storage film.
- It is difficult to form an impurity diffused layer so that the channel of the memory cell transistor of this type of three-dimensionally arrayed device is a vertical type. Also, there are restrictions on increasing the impurity concentration of the silicon body due to restrictions on the threshold voltage of the select transistor or the like. Therefore, the key to increasing the cell current is how to reduce the channel resistance of a portion (between electrode layers) that is not opposite the electrode layer.
-
FIG. 1 is a schematic perspective view of a semiconductor memory device according to an embodiment; -
FIG. 2 is an enlarged schematic view of a memory cell of the semiconductor memory device according to the embodiment; -
FIG. 3A toFIG. 5B are schematic cross-sectional views showing a method for manufacturing the semiconductor memory device according to the embodiment; -
FIGS. 6A to 6E are schematic cross-sectional views of the semiconductor memory device according to the embodiment; -
FIGS. 7A and 7B are graph showing a relationship of the space between electrode layers and the current-voltage characteristic; and -
FIG. 8 is a graph showing the simulation results of the writing characteristics in a structure where the electrode layer has a step and a structure with no step. - According to one embodiment, a semiconductor memory device includes a lower gate layer, a stacked body including a plurality of electrode layers and a plurality of insulating layers, alternately stacked on the lower gate layer, a channel body extending within the stacked body from the topmost electrode layer to the lower gate layer, and a memory film provided between the electrode layer and the channel body. The memory film includes a charge storage film. The electrode layer includes a step portion in which a step is formed in a stacking direction of the stacked body. The channel body and the memory film pass through the step portion.
- Embodiments will be described below with reference to drawings. Note that the same reference numerals are applied for the same elements in each drawing.
-
FIG. 1 is a schematic perspective view of amemory cell array 1 of a semiconductor memory device according to an embodiment. -
FIG. 2 is an enlarged schematic view of a portion enclosed by the dotted and dashed line inFIG. 1 . - In
FIGS. 1 and 2 , insulating layers between electrode layers WL have been omitted for ease of understanding the drawing. - Also, two mutually perpendicular directions parallel to a major surface of a
substrate 10 are defined as a Y direction (first direction) and an X direction (second direction), and a direction perpendicular to both the Y direction and the X direction is defined as a Z direction (third direction or stacking direction). - A
memory cell array 1 of the embodiment includes a stacked body that includes a plurality of electrode layers WL and a plurality of insulating layers 55 (illustrated inFIG. 5B ), each of the electrode layers WL and each of theinsulating layers 55 are stacked alternately. The stacked body is provided on a back gate BG as a lower gate layer. The number of layers of the electrode layer WL illustrated on the drawings is an example, and the number of layers of the electrode layer WL is optional. - The back gate BG is provided on a
substrate 10 via an insulating layer. The back gate BG and the electrode layer WL are conductive layers, for example, silicon layers to which impurities have been added. - The
memory cell array 1 includes a plurality of memory strings MS. A single memory string MS is formed in a U-shape and includes a pair of columns CL extending in the Z direction, and a connecting portion JP that connects bottom ends of each of the pair of columns CL. - A drain side selection gate SGD is provided on a top end of one of the pair of columns CL in the U-shaped memory string MS, and a source side selection gate SGS is provided on a top end of the other. The drain side selection gate SGD and the source side selection gate SGS are provided above the topmost layer of the electrode layers WL via an insulating layer.
- The drain side selection gate SGD and the source side selection gate SGS are, for example, silicon layers to which impurities have been added.
- The drain side selection gate SGD and the source side selection gate SGS are separated in the Y direction by an insulating separation film. The stacked body below the drain side selection gate SGD and the stacked body below the source side selection gate SGS are separated in the Y direction by an
insulating separation film 63 as illustrated inFIG. 5B . In other words, the stacked bodies between the pair of columns CL of the memory string MS are separated in the Y direction by theinsulating separation film 63. - Also, the stacked bodies between adjacent memory strings MS in the Y direction are separated by insulating separation films.
- A source line (for example, a metal film) SL is provided on the source side selection gate SGS via an insulating layer. A plurality of bit lines (for example, metal films) BL is provided above the drain side selection gate SGD and the source line SL, via an insulating layer. Each bit line BL extends in the Y direction.
- The memory string MS includes a
channel body 20 provided within a U-shaped memory hole MH (illustrated inFIG. 5A ) formed in a stacked body that includes the back gate BG, the plurality of electrode layers WL, and the plurality ofinsulating layers 55. Thechannel body 20 is, for example, a silicon film. The impurity concentration of thechannel body 20 is lower than the impurity concentration of the electrode layer WL. - The
channel body 20 is provided within the U-shaped memory hole MH via amemory film 30. Thememory film 30 is provided between an inside wall of the memory hole MH and thechannel body 20. - As illustrated in
FIG. 2 , thechannel body 20 is provided in a cylindrical shape, and thecylindrical memory film 30 is provided so as to surround the peripheral surface of thechannel body 20. The electrode layer WL surrounds the periphery of thechannel body 20 via thememory film 30. Also, a coreinsulating film 40 is provided on an inner side of thechannel body 20. The coreinsulating film 40 is, for example, a silicon nitride film. - The
memory film 30 includes ablock film 31, acharge storage film 32, and atunnel film 33. Theblock film 31, thecharge storage film 32, and thetunnel film 33 are provided between the electrode layer WL and thechannel body 20, in that order from the electrode layer WL side. Theblock film 31 contacts the electrode layer WL, and thetunnel film 33 contacts thechannel body 20, and thecharge storage film 32 is provided between theblock film 31 and thetunnel film 33. - The
channel body 20 functions as a channel in the memory cell transistor (hereinafter, referred to simply as memory cell), the electrode layer WL functions as a control gate of the memory cell, and thecharge storage film 32 functions as a data memory layer that accumulates a charge infused from thechannel body 20. In other words, a memory cell is formed in a configuration in which a control gate encompasses the channel periphery at the location where thechannel body 20 and each electrode layer WL intersect. - The semiconductor memory device of the embodiment is a non-volatile semiconductor memory device that can freely erase and write data electrically, and can retain the contents of the memory even when the power supply is turned off.
- The memory cell is, for example, a charge trap type of memory cell. The
charge storage film 32 includes a great number of trap sites that trap the charge, for example, a silicon nitride film, or a hafnium oxide film (HfO2 film). - The
tunnel film 33 is, for example, a silicon oxide film, a silicon nitride film, or a stacked film made from these films, which functions as a potential barrier when charge is infused from thechannel body 20 to thecharge storage film 32, or when charge accumulated in thecharge storage film 32 is diffused to thechannel body 20. - The
block film 31 is, for example, a silicon oxide film, a silicon nitride film, an aluminum oxide film (Al2O3 film), a hafnium oxide film (HfO2 film), or a stacked film that includes at least one of these films, that prevents the charge accumulated in thecharge storage film 32 from diffusing to the electrode layer WL. - As illustrated in
FIG. 1 , a drain side select transistor STD is provided on the top end of one of the pair of columns CL, and a source side select transistor STS is provided on the top end of the other. The drain side select transistor STD and the source side select transistor STS are vertical type transistors, the same as the memory cells. - The drain side selection gate SGD functions as a gate electrode for the drain side select transistor STD. An insulating film (not illustrated) that functions as a gate insulating film for the drain side select transistor STD is provided between the drain side selection gate SGD and the
channel body 20. The channel body of the drain side select transistor STD is connected to the bit line BL above the drain side selection gate SGD. - The source side selection gate SGS functions as a gate electrode for the source side select transistor STS. An insulating film (not illustrated) that functions as a gate insulating film for the source side select transistor STS is provided between the source side selection gate SGS and the
channel body 20. The channel body of the source side select transistor STS is connected to the source line SL above the source side selection gate SGS. - A back gate transistor BGT is provided on the connecting portion JP of the memory string MS. The back gate BG functions as a gate electrode of the back gate transistor BGT. The
memory film 30 provided within the back gate BG functions as a gate insulating film of the back gate transistor BGT. - A plurality of memory cells is provided between the drain side select transistor STD and the back gate transistor BGT with the electrode layer WL of each layer as the control gate. Likewise, a plurality of memory cells is provided between the back gate transistor BGT and the source side select transistor STS with the electrode layer WL of each layer as the control gate.
- These memory cells in a plurality, the drain side select transistor STD, the back gate transistor BGT, and the source side select transistor STS are serially connected through the
channel body 20 and configure a single U shaped memory string MS. This memory string MS is arrayed in plurality in the X direction and the Y direction, and therefore, a plurality of memory cells is three dimensionally provided in the X direction, Y direction, and Z direction. - A plurality of electrode layers WL is separated in the first direction (Y direction). Each of the electrode layers WL separated in the first direction (Y direction) extends in the second direction (X direction). The second direction (X direction) is a direction within a plane parallel to the major surface of the
substrate 10 and that intersects (for example, is perpendicular to) the first direction (Y direction). - A plurality of columns CL of different memory strings MS is arranged in the X direction, sharing a single electrode layer WL extending in the X direction.
- The electrode layer WL of each layer includes a step portion in which a step is formed in the stacking direction (Z direction) of the stacked body. As illustrated in
FIG. 5B , the electrode layers WL above the connecting portion JP of the memory string MS are positioned on the lower side (back gate BG side) of the electrode layers WL above the region where the connecting portion JP is not provided. - As illustrated in
FIG. 2 , the electrode layer WL on the first layer includes alower step portion 101 and anupper step portion 102 positioned so as to sandwich the column CL in the Y direction. Theupper step portion 102 and thelower step portion 101 are connected via astep portion 100. - The top surface of the
lower step portion 101 is positioned on the lower side (back gate BG side) than the top surface of theupper step portion 102 of the electrode layer WL of the same layer as thelower step portion 101. The bottom surface of thelower step portion 101 is positioned on the lower side (back gate BG side) than the bottom surface of theupper step portion 102 of the electrode layer WL of the same layer as thelower step portion 101. - The top surface and the bottom surface of the
lower step portion 101, and the top surface and the bottom surface of theupper step portion 102 are parallel to the top surface of the back gate BG, and are not inclined. - As illustrated in
FIG. 5B , each lower step portion of the electrode layer WL of the different layers is stacked in the Z direction via the insulatinglayers 55, and each upper step portion of the electrode layer WL of the different layers is stacked in the Z direction via the insulating layers 55. - The column CL of the memory string MS penetrates the
step portion 100 of the electrode layer WL, and extends within the stacked body from the topmost electrode layer WL to the back gate BG. - As illustrated in
FIG. 2 , a single column CL is sandwiched in the Y direction by thelower step portion 101 that contacts the column CL on a first side, and theupper step portion 102 that contacts the column CL on a second side. - The distance L2 between the bottom surface of the
lower step portion 101 of the electrode layer WL and the top surface of theupper step portion 102 of the electrode layer WL that is one layer below that electrode layer WL is less than the distance L1 between thelower step portions 101 and the distance L1 between theupper step portions 102 of the electrode layers WL. - The memory cell of the embodiment has a structure in which the periphery of the
channel body 20 is surrounded by the electrode layer WL via thememory film 30. When a positive voltage is applied to the electrode layer WL, the channel is formed by electrons that form carriers in the region opposing the electrode layer WL in thechannel body 20, and the resistance in the region becomes low. On the other hand, it is not possible to form a channel with sufficient electrons in the portion opposing the region between the electrode layers WL in thechannel body 20, so the resistance becomes high compared with the region opposing the electrode layers WL. - In a vertical transistor structure in which channels extend in the stacking direction (vertical direction) of the stacked body stacked on the substrate, it is difficult to form an impurity diffused layer in the
channel body 20, so the transistors of the memory cell must operate withchannel bodies 20 without a diffusion layer. Also, increasing the impurity concentration of thechannel body 20 reduces the threshold voltage of the select transistor. - When a negative voltage is applied to the gate electrode of the select transistor in order to turn this select transistor off, the scale and load of the surrounding circuit is increased. Therefore, there is a restriction that the impurity concentration of the
channel body 20 is kept to a low concentration so that the select transistor is off at 0 volts, and is not increased more than is necessary. - Under these circumstances in which the impurity concentration of the
channel body 20 is low, the key to increasing the cell current is how to reduce the channel resistance between the electrode layers WL. -
FIGS. 7A and 7B show the results obtained by device simulation for how the cell current flowing in thechannel body 20 varies due to the distance between electrode layers WL (the width in the stacking direction of the space between electrode layers). - The horizontal axis represents the voltage (V) applied to the electrode layer WL. The vertical axis represents the current (A) flowing in the
channel body 20. -
FIG. 7B is an enlarged graph of the current values on the vertical axis ofFIG. 7A in the range of from 1×10−6 to 1×10−5 (A). -
FIGS. 7A and 7B show single logarithmic plots of the current-voltage characteristic when the distance between electrode layers WL (the width of the space) is 15 nm (solid line), 20 nm (broken line), 30 nm (dotted and dashed line), and 50 nm (double dotted and dashed line). The vertical axis represents a logarithmic scale. The thickness of the electrode layers WL is 30 nm. - In the region where the applied voltage is not less than 1 V, there is not much variation in the current value as a result of differences in the distance between electrode layers WL. However, in the subthreshold region, a difference in the current value of from 1 to 2 orders of magnitude is produced by differences in the distance between electrode layers WL.
- In particular, in a cell in the written state where electrons have accumulated in the charge storage film, the threshold voltage is high, and the overdrive voltage from the threshold voltage is low, so the effect of the resistance component of the channel between the electrode layers WL on the cell current is extremely large.
- Therefore, according to this embodiment, the step portion is provided in the electrode layer WL, and the columns CL are provided that include the
channel body 20 and thememory film 30 that penetrate the step portion. - A
region 20 a represented by the dotted pattern in thechannel body 20 illustrated inFIG. 2 is a region opposing the electrode layer WL via thememory film 30, or is a region in which the electric field of the electrode layer WL is strong. In the state in which a positive voltage is applied to the electrode layer WL, theregion 20 a is a lower resistance region than theregion 20 b opposing the space between the electrode layers (the insulating layer between electrode layers). - By forming the
step portion 100 in the electrode layer WL, the distance L2 between the bottom surface of thelower step portion 101 of the electrode layer WL and the top surface of theupper step portion 102 of the electrode layer WL one layer below that electrode layer WL is less than the distance L1 between thelower step portions 101 and the distance L1 between theupper step portions 102 of the electrode layers WL. - As a result, in
FIG. 2 , the distance in the Z direction between thelow resistance region 20 a opposing thelower step portion 101 of the electrode layer WL of the upper layer and thelow resistance region 20 a opposing theupper step portion 102 of the electrode layer WL of the layer below becomes closer. Alternatively, thelow resistance region 20 a opposing thelower step portion 101 of the electrode layer WL of the upper layer overlaps in the Z direction with thelow resistance region 20 a opposing theupper step portion 102 of the electrode layer WL of the layer below. - In this way, in the state in which a positive voltage is applied to the plurality of electrode layers WL disposed along the direction that current is flowing, it is possible to reduce the resistance of the
channel body 20 opposing the region between the electrode layers WL, and it is possible to increase the cell current. - It is possible to achieve a low
resistance channel body 20 between the electrode layers WL, by reducing the effective distance between the electrode layers WL that contribute to the formation of the channel, while the distance (thickness of insulating layer between layers) betweenlower step portions 101 and betweenupper step portions 102 of different layers that are adjacent to each other in the stacking direction (the Z direction) sandwiching an insulating layer between layers is sufficiently large to maintain insulation between the electrode layers WL. - In the graph in
FIG. 7A , considering the subthreshold region, the cell current is increased by approximately one order of magnitude by changing the distance between electrode layers WL from 30 nm to 15 nm. In this embodiment, it is also possible to reduce the effective distance between electrode layers WL that contribute to the formation of channels, so it is possible to increase the cell current. - Next, referring to
FIG. 3A toFIG. 5B , a method of forming thememory cell array 1 of the embodiment is described. - The back gate BG is formed as a lower gate layer on the
substrate 10 illustrated inFIG. 1 , via an insulating layer.FIG. 3A illustrates the back gate BG only. The back gate BG is a silicon layer to which, for example, boron is added as an impurity. - Next, a silicon oxide film is formed by, for example, the chemical vapor deposition (CVD) method on the top surface of the back gate BG, as a
mask material 51. Then, after a resist film is applied on themask material 51, the resist film is patterned using lithography. - Using the patterned resist film as a mask, the
mask material 51 is etched by, for example, reactive ion etching (RIE), and themask material 51 is patterned. - Then, a
concave portion 52 is formed in the back gate BG, as illustrated inFIG. 3B , by etching using the patternedmask material 51 as a mask. - As illustrated in
FIG. 3C , a silicon nitride film, for example, is embedded by the CVD method in theconcave portion 52, as asacrificial film 53. Thesacrificial film 53 is deposited on the back gate BG via themask material 51. The inside of theconcave portion 52 is completely filled with thesacrificial film 53. - Next, the
sacrificial film 53 is etched back by dry etching using the RIE method, or by wet etching using, for example, H3PO4. - By etching back the
sacrificial film 53, the top surface of thesacrificial film 53 is recessed lower than (toward the substrate side) the top surface of the back gate BG, as illustrated inFIG. 3D . Then, the silicon oxide film used as themask material 51 is removed by wet etching using, for example, hydrofluoric acid. - In this way, a step is formed between the top surface of the back gate BG and the top surface of the
sacrificial film 53, as illustrated inFIG. 3E . - The plan shape of the
concave portion 52 in which thesacrificial film 53 is embedded is formed in, for example, a rectangular shape, and the portion where the step is formed is along the outline of the rectangular plan of theconcave portion 52. - Next, the plurality of the insulating
layers 55 and the electrode layers WL are stacked alternately above thesacrificial film 53 and the back gate BG, as illustrated inFIG. 4A . The electrode layers WL are silicon layers to which, for example, boron is added as an impurity. The insulating layers 55 are, for example, silicon oxide layers. - The insulating layers 55 are provided between the electrode layers WL. Also, an insulating
layer 55 is provided between the bottommost electrode layer WL and the back gate BG. - Step portions are formed in the insulating
layers 55 and the electrode layers WL, reflecting the step formed between the top surface of the back gate BG and the top surface of thesacrificial film 53. Thestep portion 100 of the electrode layer WL is formed above the step formed between the top surface of the back gate BG and the top surface of thesacrificial film 53. - In the electrode layer WL of each layer, the
step portion 100 is formed so that the portion above thesacrificial film 53 is positioned lower than (toward the back gate BG side of) the portion above the region where thesacrificial film 53 is not formed (above a convex portion of the back gate BG). - In the electrode layer WL, the portions other than the
step portion 100 are deposited parallel to the top surface of the back gate BG, and are not inclined. - After the stacked body that includes the electrode layers WL and the insulating
layers 55 has been formed, ahole 61 is formed penetrating the stacked body to reach thesacrificial film 53, as illustrated inFIG. 4B . A pair ofholes 61 is formed for every one concave portion (sacrificial film 53). Thehole 61 is formed by the RIE method using a mask which is not illustrated on the drawings formed on the stacked body. - The
hole 61 passes through thestep portion 100 of the electrode layer WL and the portion where the step portion is formed in the insulatinglayers 55, to reach thesacrificial film 53. Thesacrificial film 53, which is a different material from the electrode layer WL and the insulatinglayer 55, functions as an etching stopper for the etching to form thehole 61. - Then, by etching through the
hole 61, thesacrificial film 53 is removed. For example, thesacrificial film 53 is removed by wet etching using H3PO4. - By removing the
sacrificial film 53, theconcave portion 52 formed in the back gate BG appears, as illustrated inFIG. 5A . The pair ofholes 61 is connected to theconcave portion 52 at their bottom ends, forming the U-shaped memory hole MH in the back gate BG and the stacked body on the back gate BG. - The
memory film 30 described above is formed on the inside walls of the memory hole MH, as illustrated inFIG. 5B , and thechannel body 20 is formed on the inside walls of thememory film 30. In addition, thecore insulating film 40 is embedded on an inner side of thechannel body 20. - Then, a slit is formed in the stacked body above the connecting portion JP which is the bottom of the U-shaped memory string MS, and an insulating separation film (for example a silicon nitride film) 63 is embedded within the slit. The stacked bodies are separated in the first direction (Y direction) by the insulating
separation film 63. - Then, the drain side selection gate SGD and the source side selection gate SGS illustrated in
FIG. 1 are formed above the stacked body illustrated inFIG. 5B . Then, the gate insulating film of the select transistors STD, STS, the channel bodies, and the like are formed, and the source line SL, the bit line BL and the like are formed. - Next,
FIG. 6A is a schematic cross-sectional view of a memory cell according to another embodiment. -
FIG. 6B is a cross-sectional view at A-A inFIG. 6A . -
FIG. 6C is a cross-sectional view at B-B inFIG. 6A . -
FIG. 6D is a cross-sectional view at C-C inFIG. 6A . -
FIG. 6E is a cross-sectional view at D-D inFIG. 6A . -
FIG. 6A corresponds to a cross-section parallel to the YZ plane inFIG. 1 , and illustrates a cross-section of a portion where a single column CL passes through the stacked body. Also, the insulating layers between the electrode layers WL have been omitted fromFIG. 6A . - The cross-section in
FIG. 6B is a cross-section of the column CL sectioned through the line A-A that connects the central portion in the film thickness direction of the surface where thelower step portion 101 of the first electrode layer WL from the top as illustrated inFIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where theupper step portion 102 of the same first electrode layer WL from the top contacts the column CL. - The cross-section in
FIG. 6C is a cross-section of the column CL sectioned through the line B-B that connects the central portion in the film thickness direction of the surface where thelower step portion 101 of the second electrode layer WL from the top as illustrated inFIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where theupper step portion 102 of the same second electrode layer WL from the top contacts the column CL. - The cross-section in
FIG. 6D is a cross-section of the column CL sectioned through the line C-C that connects the central portion in the film thickness direction of the surface where thelower step portion 101 of the third electrode layer WL from the top as illustrated inFIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where theupper step portion 102 of the same third electrode layer WL from the top contacts the column CL. - The cross-section in
FIG. 6E is a cross-section of the column CL sectioned through the line D-D that connects the central portion in the film thickness direction of the surface where thelower step portion 101 of the fourth electrode layer WL from the top as illustrated inFIG. 6A contacts the column CL, and the central portion in the film thickness direction of the surface where theupper step portion 102 of the same fourth electrode layer WL from the top contacts the column CL. - When the
hole 61 illustrated inFIG. 4B is formed by the RIE method, the sidewalls of thehole 61 are frequently tapered and inclined with respect to the major surface of the substrate, so the diameter of the hole on the upper layer side is larger, and the diameter of the hole on the lower layer side is smaller. - In the memory cell on the upper layer side where the hole diameter is large, the radius of curvature of the column CL is large, so it is difficult for the electric field to form in the
tunnel film 33, so the speed of writing and erasing may be slower than the lower layer side. Also, in the memory cells on the lower layer side where the hole diameter is small, the radius of curvature of the column CL is small, so it is easy for the electric field to form in thetunnel film 33, so the speed of writing and erasing may be faster than the upper layer side. - The difference in the writing and erasing speed between the upper layer side and the lower layer side results in a poorer writing distribution width, so it is desirable that the speed of writing and erasing is uniform from the top layer to the bottom layer.
- In the embodiment illustrated in
FIG. 6A , the diameter of thehole 61 in the lower portion side is smaller than that in the upper portion side due to the process of forming thehole 61. In other words, the column CL is narrower on the lower layer side than the upper layer side. - In other words, the distance in the Y direction between the
lower step portion 101 and theupper step portion 102 at the electrode layer WL on the lower layer side is less than the distance in the Y direction between thelower step portion 101 and theupper step portion 102 at the electrode layer WL on the upper layer side. - Also, the step is formed in the base material on which the plurality of electrode layers WL is stacked, as illustrated in
FIG. 3E . By stacking the plurality of electrode layers WL above the base material, steps are formed in the electrode layers WL reflecting the step of the base material. Depending on the film forming conditions and the number of electrode layers WL at this time, the step is reduced the higher the electrode layer WL, so it is possible to reduce the size of the step. - In other words, as illustrated in
FIG. 6A , it is possible to form a structure in which the step of the step portion is larger on the lower layer side of the plurality of electrode layers WL than on the upper layer side. In other words, the step between thelower step portion 101 and theupper step portion 102 of the electrode layer WL on the lower layer side is greater than the step between thelower step portion 101 and theupper step portion 102 of the electrode layer WL on the upper layer side. - When the step between the
lower step portion 101 and theupper step portion 102 is large, the cross-section of the column CL sectioned through a line that connects the central portion in the film thickness direction of thelower step portion 101 and the central portion in the film thickness direction of theupper step portion 102 is an elliptical shape. - The cross-section of the column CL sectioned through a line that connects the central portion in the film thickness direction of the
lower step portion 101 and the central portion in the film thickness direction of theupper step portion 102 is a portion where the electric field of the electrode layer WL is strong in the column CL of each memory cell. When the cross-section is an elliptical shape, forming a portion where the curvature is gentle (the curvature radius is large), the electric field in the column CL is reduced. - In other words, the larger the step of the electrode layer WL in the lower layers, the average electric field in the
whole tunnel film 33 becomes weaker, so it is possible to cancel out the effect of the faster writing and erasing speed on the lower layer side where the diameter of the hole is smaller. -
FIG. 8 is a graph showing the results of a simulation of the writing characteristics in a structure where the electrode layer WL has a step and a structure with no step. - The horizontal axis represents the program time (seconds), and the vertical axis represents the threshold voltage (V) of the memory cell.
- The solid line is the structure with no step in the electrode layer WL, and the broken line is a structure with a step in the electrode layer WL, and results are shown for a writing voltage of 14 V, 16 V, and 18 V in both cases.
- In the structure used in the simulation, the memory hole diameter was 50 nm, the thickness of the electrode layer WL was 35 nm, the distance between electrode layers WL was 25 nm, the film thickness of the
memory film 30 was 18.5 nm, and the step (L3 inFIG. 6A ) of the electrode layer WL was 30 nm. - From the simulation results, it can be seen that the writing speed is slightly slower in a structure with a step than in a structure with no step.
- Therefore, the variation in the writing and erasing speed between the upper layer side and the lower layer side due to the difference in the hole diameter and the variation in the writing and erasing speed between the upper layer side and the lower layer side due to the differences in the size of the step of the electrode layer WL cancel each other out, and as a result, it is possible to achieve a uniform writing and erasing speed from the top layer to the bottom layer.
- In the embodiment as described above, the U-shaped memory string in which the bottom ends of the pair of columns are connected within the back gate BG which is the lower gate layer was described. However, the memory string may be formed with an I-shaped straight structure that passes through the lower gate layer (lower portion selection gate), the stacked body that includes the plurality of electrode layers stacked on the lower gate layer, and the upper portion gate layer (upper portion selection gate) provided on the stacked body.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013108059A JP2014229740A (en) | 2013-05-22 | 2013-05-22 | Semiconductor storage device and manufacturing method of the same |
JP2013-108059 | 2013-05-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140346585A1 true US20140346585A1 (en) | 2014-11-27 |
US9076685B2 US9076685B2 (en) | 2015-07-07 |
Family
ID=51934825
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/018,851 Active US9076685B2 (en) | 2013-05-22 | 2013-09-05 | Semiconductor memory device and method for manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US9076685B2 (en) |
JP (1) | JP2014229740A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170018509A1 (en) * | 2014-07-08 | 2017-01-19 | Intel Corporation | Through-body via liner deposition |
CN107180836A (en) * | 2016-03-11 | 2017-09-19 | 东芝存储器株式会社 | Semiconductor storage and its manufacture method |
CN112687697A (en) * | 2019-10-18 | 2021-04-20 | 旺宏电子股份有限公司 | Three-dimensional flash memory and manufacturing method thereof |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016225613A (en) * | 2015-05-26 | 2016-12-28 | 株式会社半導体エネルギー研究所 | Semiconductor device and method of driving the same |
KR102452829B1 (en) * | 2015-09-10 | 2022-10-13 | 삼성전자주식회사 | Semiconductor devices |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080099819A1 (en) * | 2006-10-17 | 2008-05-01 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor storage apparatus and method for manufacturing the same |
US20130113032A1 (en) * | 2011-11-04 | 2013-05-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4468433B2 (en) | 2007-11-30 | 2010-05-26 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP5142692B2 (en) | 2007-12-11 | 2013-02-13 | 株式会社東芝 | Nonvolatile semiconductor memory device |
-
2013
- 2013-05-22 JP JP2013108059A patent/JP2014229740A/en active Pending
- 2013-09-05 US US14/018,851 patent/US9076685B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080099819A1 (en) * | 2006-10-17 | 2008-05-01 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor storage apparatus and method for manufacturing the same |
US20130113032A1 (en) * | 2011-11-04 | 2013-05-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing same |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170018509A1 (en) * | 2014-07-08 | 2017-01-19 | Intel Corporation | Through-body via liner deposition |
US9748180B2 (en) * | 2014-07-08 | 2017-08-29 | Intel Corporation | Through-body via liner deposition |
CN107180836A (en) * | 2016-03-11 | 2017-09-19 | 东芝存储器株式会社 | Semiconductor storage and its manufacture method |
US9985044B2 (en) * | 2016-03-11 | 2018-05-29 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing the same |
US10431590B2 (en) | 2016-03-11 | 2019-10-01 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing the same |
US10608007B2 (en) | 2016-03-11 | 2020-03-31 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing the same |
CN107180836B (en) * | 2016-03-11 | 2020-11-10 | 东芝存储器株式会社 | Semiconductor memory device and method of manufacturing the same |
CN112242400A (en) * | 2016-03-11 | 2021-01-19 | 东芝存储器株式会社 | Semiconductor memory device with a plurality of memory cells |
US10930660B2 (en) | 2016-03-11 | 2021-02-23 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing the same |
US11329060B2 (en) | 2016-03-11 | 2022-05-10 | Kioxia Corporation | Semiconductor memory device and method for manufacturing the same |
US11751399B2 (en) | 2016-03-11 | 2023-09-05 | Kioxia Corporation | Semiconductor memory device and method for manufacturing the same |
CN112687697A (en) * | 2019-10-18 | 2021-04-20 | 旺宏电子股份有限公司 | Three-dimensional flash memory and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2014229740A (en) | 2014-12-08 |
US9076685B2 (en) | 2015-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11778828B2 (en) | Three-dimensional semiconductor memory device | |
US10147736B2 (en) | Semiconductor memory device and method for manufacturing same | |
US10964719B2 (en) | Semiconductor device | |
US20190259777A1 (en) | Semiconductor device and method for manufacturing same | |
US9646988B2 (en) | Semiconductor memory device and method for manufacturing same | |
US20180138197A1 (en) | Semiconductor device having a memory cell array provided inside a stacked body | |
US9287288B2 (en) | Semiconductor memory device | |
US9076685B2 (en) | Semiconductor memory device and method for manufacturing the same | |
US10910392B2 (en) | Semiconductor memory device | |
US9929169B2 (en) | Semiconductor device and method for manufacturing the same | |
US20160240552A1 (en) | Semiconductor memory device and method for manufacturing same | |
US20160260736A1 (en) | Semiconductor device and method for manufacturing the same | |
US20170062460A1 (en) | Semiconductor memory device and method for manufacturing same | |
US20160268296A1 (en) | Semiconductor memory device and method for manufacturing same | |
US20160268303A1 (en) | Semiconductor memory device and method for manufacturing same | |
US20170018564A1 (en) | Semiconductor memory device and method for manufacturing same | |
US20160079261A1 (en) | Semiconductor memory device and method for manufacturing same | |
US10229924B2 (en) | Semiconductor memory device | |
US10147737B2 (en) | Semiconductor memory device and method for manufacturing same | |
US9570461B2 (en) | Method for manufacturing semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUGE, NOBUHITO;NAKAI, TSUKASA;REEL/FRAME:031847/0033 Effective date: 20130925 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043709/0035 Effective date: 20170706 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: K.K. PANGEA, JAPAN Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055659/0471 Effective date: 20180801 Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:K.K. PANGEA;REEL/FRAME:055669/0401 Effective date: 20180801 Owner name: KIOXIA CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055669/0001 Effective date: 20191001 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |