US20140334028A1 - Systems and Methods for Processing Data With Linear Phase Noise Predictive Filter - Google Patents
Systems and Methods for Processing Data With Linear Phase Noise Predictive Filter Download PDFInfo
- Publication number
- US20140334028A1 US20140334028A1 US13/912,171 US201313912171A US2014334028A1 US 20140334028 A1 US20140334028 A1 US 20140334028A1 US 201313912171 A US201313912171 A US 201313912171A US 2014334028 A1 US2014334028 A1 US 2014334028A1
- Authority
- US
- United States
- Prior art keywords
- data
- impulse response
- linear phase
- finite impulse
- phase noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0626—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by filtering
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
- H03H17/0264—Filter sets with mutual related characteristics
- H03H17/0266—Filter banks
- H03H17/0267—Filter banks comprising non-recursive filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H21/00—Adaptive networks
- H03H21/0012—Digital adaptive filters
- H03H2021/0085—Applications
- H03H2021/0087—Prediction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2957—Turbo codes and decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6343—Error control coding in combination with techniques for partial response channels, e.g. recording
Definitions
- Various embodiments of the present invention provide systems and methods for data processing, and more particularly to systems and methods for data processing with a linear phase noise predictive filter.
- Data processing circuits often include a data detector circuit and a data decoder circuit. In some cases many passes through both the data detector circuit and the data decoder circuit in an attempt to recover originally written data.
- One of the main causes limiting the ability to recover originally written data is media noise corrupting information received from a channel.
- the data processing circuit may include a noise predictive filter circuit to predict potential noise corruption.
- phase distortion in noise predictive filter circuits reduces the effectiveness of the filtering.
- a data processing system including an equalizer circuit operable to filter a digital data input to yield equalized data, a linear phase noise predictive finite impulse response filter operable to filter the equalized data to yield filtered data, and a data detector circuit operable to apply a data detection algorithm to the filtered data to yield a detected output.
- the greatest tap coefficient for the linear phase noise predictive finite impulse response filter is at a center tap.
- FIG. 1 depicts a data processing system with linear phase noise predictive filtering in accordance with some embodiments of the present invention
- FIG. 2 depicts a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention
- FIG. 3 is a chart of tap coefficient values in a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- FIG. 4 is a plot of phase versus frequency for a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention
- FIG. 5 is a plot of phase versus frequency for a non-linear phase noise predictive finite impulse response filter
- FIG. 6 depicts a read channel with linear phase noise predictive filtering in accordance with some embodiments of the present invention
- FIG. 7 is a flow diagram showing a method for processing data with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- FIG. 8 depicts a storage system including a read channel with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- FIG. 9 depicts a wireless communication system using a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- noise predictive finite impulse response filter includes in some embodiments both causal and non-causal taps, with a center tap selected as the main tap position, and with a sufficient number of taps to result in a linear phase.
- non-causal is used in its broadest sense to mean any condition where at least post occurrence information is used to determine a current occurrence.
- the term “causal” implies a condition where only pre-occurrence and/or current occurrence information is used to determine a current occurrence.
- a non-causal circuit may rely on the following five data inputs i ⁇ 2 , i ⁇ 1 , i 0 , i +1 , i +2 , where i ⁇ 2 occurs two bit periods prior to the current occurrence, i ⁇ 1 occurs one bit period prior to the current occurrence, i 0 is the current occurrence, i ⁇ 1 occurs one bit period after the current occurrence, and i +2 occurs two bit periods after the current occurrence.
- a causal circuit may rely on the following five data inputs i ⁇ 4 , i ⁇ 3 , i ⁇ 2 , i ⁇ 1 , i 0 , where i ⁇ 4 occurs four bit periods prior to the current occurrence, where i ⁇ 3 occurs three bit periods prior to the current occurrence, where i ⁇ 2 occurs two bit periods prior to the current occurrence, i ⁇ 1 occurs one bit period prior to the current occurrence, and i 0 is the current occurrence.
- i ⁇ 4 occurs four bit periods prior to the current occurrence
- i ⁇ 3 occurs three bit periods prior to the current occurrence
- i ⁇ 2 occurs two bit periods prior to the current occurrence
- i ⁇ 1 occurs one bit period prior to the current occurrence
- i 0 is the current occurrence.
- a non-causal noise predictive filter is used that relies on one or more future noise samples to estimate a current noise level (e.g., n +1 , where n +1 is a noise sample occurring one bit period after the current noise sample n 0 ).
- a current noise level e.g., n +1 , where n +1 is a noise sample occurring one bit period after the current noise sample n 0 .
- both causal and non-causal taps are used, using both past noise samples and future noise samples.
- the linear phase noise predictive finite impulse response filter also has the main tap located in the center tap position, with sufficient taps to result in a linear phase.
- the linear phase noise predictive finite impulse response filter includes eight taps, although other numbers of taps are used in other embodiments.
- the center tap is the main tap, or the tap with the largest tap coefficient.
- the later of the two center taps is the main tap.
- Data processing system 100 includes an analog to digital converter 104 that receives an analog signal 102 .
- analog input signal 102 is derived from a read/write head assembly (not shown) that is disposed in relation to a magnetic storage medium (not shown).
- Analog to digital converter 104 converts analog input signal 102 into a corresponding series of digital samples 106 .
- Analog to digital converter 104 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.
- Equalizer circuit 110 applies an equalization algorithm to digital samples 106 to yield an equalized output 112 .
- equalizer circuit 110 is a digital finite impulse response filter circuit as are known in the art.
- Equalized output 112 is provided to a linear phase noise predictive finite impulse response filter bank 114 , which includes a number of selectable linear phase noise predictive finite impulse response filters 116 , 120 , 122 , 124 to yield filtered samples 126 .
- the selectable linear phase noise predictive finite impulse response filters 116 , 120 , 122 , 124 are configured with different sets of tap coefficients based on different predicted noise conditions. This allows the selection of a filter to be quickly changed based on the data pattern in equalized output 112 , customizing the filtering in linear phase noise predictive finite impulse response filter bank 114 to noise conditions specific to the input data pattern, and without having to re-configure an individual linear phase noise predictive finite impulse response filter with new tap coefficients.
- the states in data detector 130 are selected based on 4-bit input data patterns in filtered samples 126 .
- the linear phase noise predictive finite impulse response filter bank 114 is accordingly adapted based on 4-bit input data patterns in equalized output 112 , with different sets of tap coefficients calculated for each 4-bit input data pattern. For example, it is expected that different noise conditions will occur for a data pattern of ‘0000’ and a data pattern of ‘0010’ because of the different transition patterns in the two data patterns. Tap coefficients are therefore adapted based on the different noise predictions for each pattern, resulting in two different sets of tap coefficients.
- One of the sets will be applied to one linear phase noise predictive finite impulse response filter (e.g., 116 ) in bank 114 , and the other of the sets will be applied to another linear phase noise predictive finite impulse response filter (e.g., 120 ) in bank 114 .
- the corresponding linear phase noise predictive finite impulse response filter e.g., 116
- the corresponding linear phase noise predictive finite impulse response filter e.g., 120
- the number of linear phase noise predictive finite impulse response filters included in bank 114 is reduced by grouping polarity symmetrical data patterns. For example, data patterns ‘0000’ and ‘1111’ have the same number of transitions and can be expected to result in similar noise conditions, and are therefore assigned to the same linear phase noise predictive finite impulse response filter (e.g., 116 ) with one set of tap coefficients adapted using either or both data patterns ‘0000’ and ‘1111’.
- data patterns ‘0101’ and ‘1010’ are inverse patterns that have the same number of transitions in the same locations and can be expected to result in similar noise conditions, and are therefore assigned to the same linear phase noise predictive finite impulse response filter (e.g., 122 ) with one set of tap coefficients adapted using either or both data patterns ‘0101’ and ‘1010’.
- eight linear phase noise predictive finite impulse response filters e.g., 116 , 120 , 122 , 124 ) are provided in linear phase noise predictive finite impulse response filter bank 114 .
- the filtered samples 126 are provided to data detector 130 which applies a data detection algorithm to filtered samples 126 to yield detected data 132 .
- the data detection algorithm may be any trellis based data detection algorithm known in the art.
- the data detection algorithm may be, but is not limited to, a Viterbi data detection algorithm or a maximum a posteriori data detection algorithm are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data detection algorithms that may be used in relation to different embodiments of the present invention.
- FIG. 2 An example linear phase noise predictive finite impulse response filter 200 that may be used in place of the linear phase noise predictive finite impulse response filters 116 , 120 , 122 , 124 in linear phase noise predictive finite impulse response filter bank 114 is disclosed in FIG. 2 .
- the linear phase noise predictive finite impulse response filter 200 applies a mathematical operation to a digital data stream at input 201 to achieve any of a wide range of desired frequency responses at output 266 .
- the linear phase noise predictive finite impulse response filter 200 is noise predictive because the filter or tap coefficients are tuned based on the expected noise.
- the linear phase noise predictive finite impulse response filter 200 passes input 201 through a series of delay elements 210 , 220 , 230 , 240 , 250 , 260 and 270 , multiplying the delayed signals by filter coefficients or tap weights 202 , 212 , 222 , 232 , 242 , 252 , 262 and 272 , and summing the results to yield a filtered output 276 .
- the outputs 211 , 221 , 231 , 241 , 251 , 261 and 271 of each delay element 210 , 220 , 230 , 240 , 250 , 260 and 270 and the input 201 form a tapped delay line and are referred to as taps.
- the number of delay elements 210 , 220 , 230 , 240 , 250 , 260 and 270 , and thus the number of taps 201 , 211 , 221 , 231 , 241 , 251 , 261 and 271 may be increased to more finely tune the frequency response, but at the cost of increasing complexity.
- tap coefficients F 0 202 through F 3 232 are causal taps based on future noise samples and tap coefficients F 4 242 through F 7 272 are non-causal taps based on past noise samples. Because the linear phase noise predictive finite impulse response filter 200 has an even number of taps, the later 241 of the middle two taps 231 and 241 is the main tap, corresponding with tap coefficient F 4 242 which has the largest tap coefficient value.
- the input 201 is multiplied by tap coefficient 202 in a multiplier 203 , yielding a first output term 204 .
- the second tap 211 is multiplied by tap coefficient 212 in multiplier 213 , yielding a second output term 214 , which is combined with first output term 204 in an adder 215 to yield a first sum 216 .
- the third tap 221 is multiplied by tap coefficient 222 in multiplier 223 , yielding a second output term 224 , which is combined with first output term 216 in an adder 225 to yield sum 226 .
- the fourth tap 231 is multiplied by tap coefficient 232 in multiplier 233 , yielding output term 234 , which is combined with sum 226 in adder 235 to yield sum 236 .
- the fifth tap 241 is multiplied by tap coefficient 242 in multiplier 243 , yielding output term 244 , which is combined with sum 236 in adder 245 to yield sum 246 .
- the sixth tap 251 is multiplied by tap coefficient 252 in multiplier 253 , yielding output term 254 , which is combined with sum 246 in adder 255 to yield sum 256 .
- the seventh tap 261 is multiplied by tap coefficient 262 in multiplier 263 , yielding output term 264 , which is combined with sum 256 in adder 265 to yield sum 266 .
- the eighth tap 271 is multiplied by tap coefficient 272 in multiplier 273 , yielding output term 274 , which is combined with sum 266 in adder 275 to yield output 276 .
- the filtering applied to the input 201 by the linear phase noise predictive finite impulse response filter 200 is adjusted to select the desired pass frequencies and stop frequencies.
- a chart 300 shows the distribution of tap coefficient values in an eight-tap linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- the later of the two middle taps in this case tap 4
- tap 4 is selected as the main tap and is given the greatest tap coefficient 302 .
- the values of the surrounding tap coefficients e.g., 304 , 306 ) drop lower as a function of distance from the main tap.
- the distribution of tap coefficient values forms a bell type curve or Gaussian distribution as shown in FIG. 3 , although the linear phase noise predictive finite impulse response filter is not limited to this distribution of tap coefficient values.
- the noise predictive finite impulse response filter has a substantially linear phase.
- a linear phase 402 is shown in the phase versus frequency plot 400 of FIG. 4 , in contrast with the non-linear phase 502 shown in the phase versus frequency plot 500 of FIG. 5 that results from placing the main tap at the first or last tap and using only causal or non-causal taps.
- a read channel 600 with a linear phase noise predictive filter bank 624 is used to process an analog signal 602 and to retrieve user data bits from the analog signal 602 without errors.
- analog signal 602 is derived from a read/write head assembly in a magnetic storage medium.
- analog signal 602 is derived from a receiver circuit that is operable to receive a signal from a transmission medium.
- the transmission medium may be wireless or wired such as, but not limited to, cable or optical connectivity.
- the read channel 600 includes an analog front end 604 that receives and processes the analog signal 602 .
- Analog front end 604 may include, but is not limited to, an analog filter and an amplifier circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of circuitry that may be included as part of analog front end 604 . In some cases, the gain of a variable gain amplifier included as part of analog front end 604 may be modifiable, and the cutoff frequency and boost of an analog filter included in analog front end 604 may be modifiable. Analog front end 604 receives and processes the analog signal 602 , and provides a processed analog signal 606 to an analog to digital converter 610 .
- Analog to digital converter 610 converts processed analog signal 606 into a corresponding series of digital samples 612 .
- Analog to digital converter 610 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.
- Digital samples 612 are provided to an equalizer 614 .
- Equalizer 614 applies an equalization algorithm to digital samples 612 to yield an equalized output 616 .
- equalizer 614 is a digital finite impulse response filter circuit as is known in the art. Equalizer 614 ensures that equalized output 616 has the desired spectrum for data detector 640 .
- the equalized output 616 is provided to a sample buffer circuit for storage until data detector 640 is available.
- Stored samples 622 are then provided to a linear phase noise predictive filter bank 624 which includes a number of selectable linear phase noise predictive finite impulse response filters.
- Each filter in linear phase noise predictive filter bank 624 is configured with a set of tap coefficients which are applied to incoming data to yield filtered samples 626 .
- the linear phase noise predictive filter bank 624 thus includes a number of linear phase noise predictive finite impulse response filters and a selector circuit such as a multiplexer that selects or enables one of the filters based on the pattern in the input data from stored samples 622 .
- the linear phase noise predictive filter bank 624 includes eight filters, each having eight taps configured with different sets of coefficients which have been adapted based on 4-bit input data patterns in stored samples 622 .
- Inverse patterns, or polarity symmetric patterns, such as ‘1010’ and ‘0101’ share a common filter with the same tap coefficients in some embodiments to reduce the number of filters in linear phase noise predictive filter bank 624 .
- An adaptation circuit 630 generates filter tap coefficient sets 632 for the linear phase noise predictive filter bank 624 based on the stored samples 622 and on the filtered samples 626 . cleaned data samples 218 (or buffered data 244 ) and on the Y samples 236 .
- the adaptation circuit 630 is a least mean squares error calculation circuit operable to generate filter coefficients that reduce an error signal based on the stored samples 622 and filtered samples 626 .
- Tap coefficient adaptation in the adaptation circuit 630 may also be based on a hard decision output 660 from a data decoder 650 , using the hard decision output 660 as the known data value used to generate an error signal.
- tap coefficients may be generated in adaptation circuit 630 based on training data or known data, calculating tap coefficient values that increase the ability of the linear phase noise predictive filter bank 624 to filter out noise and result in correct data values. Different sets of tap coefficients are generated in the adaptation circuit 630 for each input data pattern or pair of polarity symmetrical input data patterns.
- the filtered samples 626 are provided to data detector 640 which applies a data detection algorithm to filtered samples 626 to yield detected data 642 .
- Data detector 640 is a circuit capable of producing detected output 642 by applying a data detection algorithm.
- the data detection algorithm may be but is not limited to, a soft output Viterbi algorithm (SOVA), or a maximum a posteriori detection algorithm as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data detection algorithms that may be used in relation to different embodiments of the present invention.
- Data detector 640 may provide both hard decisions and soft decisions. The terms “hard decisions” and “soft decisions” are used in their broadest sense.
- hard decisions are outputs indicating an expected original input value (e.g., a binary ‘1’ or ‘0’, or a non-binary digital value), and the “soft decisions” indicate a likelihood that corresponding hard decisions are correct.
- an expected original input value e.g., a binary ‘1’ or ‘0’, or a non-binary digital value
- Detected output 642 is provided to a central queue memory 644 that operates to buffer data passed between data detector 640 and data decoder 650 .
- data decoder 650 receives detected output 642 from central queue memory 644 as a decoder input 646 .
- Data decoder 650 applies a data decoding algorithm to decoder input 646 in an attempt to recover originally written data.
- the result of the data decoding algorithm is provided as a decoded output 654 . Similar to detected output 642 , decoded output 654 may include both hard decisions and soft decisions.
- Data decoder 650 may be any data decoder circuit known in the art that is capable of applying a decoding algorithm to a received input.
- Data decoder 650 may be, but is not limited to, a low density parity check decoder circuit or a Reed Solomon decoder circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data decoder circuits that may be used in relation to different embodiments of the present invention. Where the original data is recovered (i.e., the data decoding algorithm converges) or a timeout condition occurs, data decoder 650 provides the result of the data decoding algorithm as a data output 660 . Data output 660 is provided to a hard decision output circuit 662 where the data is reordered before providing a series of ordered data sets as a data output 664 .
- One or more iterations through the combination of data detector 640 and data decoder 650 may be made in an effort to converge on the originally written data set. Processing through both the data detector 640 and the data decoder 650 is referred to as a “global iteration”. For the first global iteration, data detector 640 applies the data detection algorithm without guidance from a decoded output. For subsequent global iterations, data detector 640 applies the data detection algorithm to filtered samples 626 as guided by decoded output 654 . Decoded output 654 is received from central queue memory 644 as a detector input 656 .
- data decoder 650 During each global iteration it is possible for data decoder 650 to make one or more local iterations including application of the data decoding algorithm to decoder input 646 .
- data decoder 650 applies the data decoder algorithm without guidance from a decoded output 652 .
- data decoder 650 applies the data decoding algorithm to decoder input 646 as guided by a previous decoded output 652 .
- a default of ten local iterations is allowed for each global iteration.
- a flow diagram 700 discloses a method for processing data with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- digital data samples are equalized to yield equalized data samples.
- the equalization is performed in some embodiments using a digital finite impulse response filter.
- Noise predictive filtering of equalized data samples is performed in a linear phase noise predictive finite impulse response filter to yield filtered data samples.
- the noise predictive filtering is performed using a linear phase function in a linear phase noise predictive finite impulse response filter disclosed herein.
- the linear phase noise predictive finite impulse response filter has the main tap located in the center tap position, with sufficient taps to result in a substantially linear phase without substantial distortion.
- the linear phase noise predictive finite impulse response filter includes eight taps, although other numbers of taps are used in other embodiments.
- the center tap is the main tap, or the tap with the largest tap coefficient.
- the later of the two center taps is the main tap.
- the linear phase noise predictive finite impulse response filter also includes both causal and non-causal taps.
- the filtering is performed using a bank of the linear phase noise predictive finite impulse response filters to rapidly provide different filter characteristics adapted to the particular input data pattern without reconfiguring the tap coefficients of a single filter.
- the tap coefficients are adapted for the bank of filters, one of the filters in the bank is selected for each block of input data to the bank, for example, for every 4 input bits in a system with a 16 state data detector.
- the number of filters in the bank is reduced in some embodiments by sharing one filter with a particular set of tap coefficients for each polarity symmetrical pair of input data patterns.
- a data detection process is performed on the filtered data samples from the linear phase noise predictive finite impulse response filter to yield detected data.
- Additional processing may be performed, such as, but not limited to, a data decoding process.
- Tap coefficients for the linear phase noise predictive filter are adapted based on equalized data samples and filtered data samples, where tap coefficients include non-causal taps, and where center tap is main tap coefficient.
- the tap coefficients are adapted to place the greatest tap coefficient at the center tap.
- a storage system 800 is illustrated as an example application of a data processing system with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- the storage system 800 includes a read channel circuit 802 with a data processing system with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.
- Storage system 800 may be, for example, a hard disk drive.
- Storage system 800 also includes a preamplifier 804 , an interface controller 806 , a hard disk controller 810 , a motor controller 812 , a spindle motor 814 , a disk platter 816 , and a read/write head assembly 820 .
- Interface controller 806 controls addressing and timing of data to/from disk platter 816 .
- the data on disk platter 816 consists of groups of magnetic signals that may be detected by read/write head assembly 820 when the assembly is properly positioned over disk platter 816 .
- disk platter 816 includes magnetic signals recorded in accordance with either a longitudinal or a perpendicular recording scheme.
- read/write head assembly 820 is accurately positioned by motor controller 812 over a desired data track on disk platter 816 .
- Motor controller 812 both positions read/write head assembly 820 in relation to disk platter 816 and drives spindle motor 814 by moving read/write head assembly 820 to the proper data track on disk platter 816 under the direction of hard disk controller 810 .
- Spindle motor 814 spins disk platter 816 at a determined spin rate (RPMs).
- RPMs spin rate
- the sensed magnetic signals are provided as a continuous, minute analog signal representative of the magnetic data on disk platter 816 .
- This minute analog signal is transferred from read/write head assembly 820 to read channel circuit 802 via preamplifier 804 .
- Preamplifier 804 is operable to amplify the minute analog signals accessed from disk platter 816 .
- read channel circuit 802 decodes and digitizes the received analog signal to recreate the information originally written to disk platter 816 .
- This data is provided as read data 822 to a receiving circuit.
- read channel circuit 802 processes the received signal using a linear phase noise predictive finite impulse response filter.
- Such a linear phase noise predictive finite impulse response filter may be implemented consistent with that disclosed above in relation to FIGS. 1-4 and 6 .
- the data processing may be performed consistent with the flow diagram disclosed above in relation to FIG. 7 .
- a write operation is substantially the opposite of the preceding read operation with write data 824 being provided to read channel circuit 802 . This data is then encoded and written to disk platter 816 .
- storage system 800 may be integrated into a larger storage system such as, for example, a RAID (redundant array of inexpensive disks or redundant array of independent disks) based storage system.
- RAID redundant array of inexpensive disks or redundant array of independent disks
- Such a RAID storage system increases stability and reliability through redundancy, combining multiple disks as a logical unit.
- Data may be spread across a number of disks included in the RAID storage system according to a variety of algorithms and accessed by an operating system as if it were a single disk. For example, data may be mirrored to multiple disks in the RAID storage system, or may be sliced and distributed across multiple disks in a number of techniques.
- the disks in the RAID storage system may be, but are not limited to, individual storage systems such storage system 800 , and may be located in close proximity to each other or distributed more widely for increased security.
- write data is provided to a controller, which stores the write data across the disks, for example by mirroring or by striping the write data.
- the controller retrieves the data from the disks. The controller then yields the resulting read data as if the RAID storage system were a single disk.
- storage system 800 may be modified to include solid state memory that is used to store data in addition to the storage offered by disk platter 816 .
- This solid state memory may be used in parallel to disk platter 816 to provide additional storage.
- the solid state memory receives and provides information directly to read channel circuit 802 .
- the solid state memory may be used as a cache where it offers faster access time than that offered by disk platter 816 .
- the solid state memory may be disposed between interface controller 806 and read channel circuit 802 where it operates as a pass through to disk platter 816 when requested data is not available in the solid state memory or when the solid state memory does not have sufficient storage to hold a newly written data set. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of storage systems including both disk platter 816 and a solid state memory.
- Communication system 900 includes a transmitter 902 that is operable to transmit encoded information via a transfer medium 906 as is known in the art.
- the encoded data is received from transfer medium 906 by receiver 904 .
- Receiver 904 incorporates a linear phase noise predictive finite impulse response filter.
- Such a linear phase noise predictive finite impulse response filter may be implemented consistent with the disclosure above in relation to FIGS. 1-4 and 6 .
- the data processing may be performed consistent with the flow diagram disclosed above in relation to FIG. 7 .
- Linear phase noise predictive finite impulse response filtering technology is applicable to transmission of information over virtually any channel or storage of information on virtually any media.
- Transmission applications include, but are not limited to, optical fiber, radio frequency channels, wired or wireless local area networks, digital subscriber line technologies, wireless cellular, Ethernet over any medium such as copper or optical fiber, cable channels such as cable television, and Earth-satellite communications.
- Storage applications include, but are not limited to, hard disk drives, compact disks, digital video disks, magnetic tapes and memory devices such as dynamic random-access memory, negated-AND flash, negated-OR flash, other non-volatile memories and solid state drives.
- Such integrated circuits may include all of the functions of a given block, system or circuit, or a subset of the block, system or circuit. Further, elements of the blocks, systems or circuits may be implemented across multiple integrated circuits. Such integrated circuits may be any type of integrated circuit known in the art including, but are not limited to, a monolithic integrated circuit, a flip chip integrated circuit, a multichip module integrated circuit, and/or a mixed signal integrated circuit. It should also be noted that various functions of the blocks, systems or circuits discussed herein may be implemented in either software or firmware. In some such cases, the entire system, block or circuit may be implemented using its software or firmware equivalent. In other cases, the one part of a given system, block or circuit may be implemented in software or firmware, while other parts are implemented in hardware.
- the present invention provides novel systems, devices, methods and arrangements for data processing with a linear phase noise predictive finite impulse response filter. While detailed descriptions of one or more embodiments of the invention have been given above, various alternatives, modifications, and equivalents will be apparent to those skilled in the art without varying from the spirit of the invention. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
Description
- The present application claims priority to (is a non-provisional of) U.S. Pat. App. No. 61/821,668, entitled “Systems and Methods for Processing Data With Linear Phase Noise Predictive Filter”, and filed May 9, 2013 by Lu et al, the entirety of which is incorporated herein by reference for all purposes.
- Various embodiments of the present invention provide systems and methods for data processing, and more particularly to systems and methods for data processing with a linear phase noise predictive filter.
- Data processing circuits often include a data detector circuit and a data decoder circuit. In some cases many passes through both the data detector circuit and the data decoder circuit in an attempt to recover originally written data. One of the main causes limiting the ability to recover originally written data is media noise corrupting information received from a channel. To limit the effects of media noise, the data processing circuit may include a noise predictive filter circuit to predict potential noise corruption. However, phase distortion in noise predictive filter circuits reduces the effectiveness of the filtering.
- A data processing system is disclosed including an equalizer circuit operable to filter a digital data input to yield equalized data, a linear phase noise predictive finite impulse response filter operable to filter the equalized data to yield filtered data, and a data detector circuit operable to apply a data detection algorithm to the filtered data to yield a detected output. The greatest tap coefficient for the linear phase noise predictive finite impulse response filter is at a center tap.
- This summary provides only a general outline of some embodiments of the invention. The phrases “in one embodiment,” “according to one embodiment,” “in various embodiments”, “in one or more embodiments”, “in particular embodiments” and the like generally mean the particular feature, structure, or characteristic following the phrase is included in at least one embodiment of the present invention, and may be included in more than one embodiment of the present invention. Importantly, such phrases do not necessarily refer to the same embodiment. This summary provides only a general outline of some embodiments of the invention. Additional embodiments are disclosed in the following detailed description, the appended claims and the accompanying drawings.
- A further understanding of the various embodiments of the present invention may be realized by reference to the figures which are described in remaining portions of the specification. In the figures, like reference numerals may be used throughout several drawings to refer to similar components. In the figures, like reference numerals are used throughout several figures to refer to similar components.
-
FIG. 1 depicts a data processing system with linear phase noise predictive filtering in accordance with some embodiments of the present invention; -
FIG. 2 depicts a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention; -
FIG. 3 is a chart of tap coefficient values in a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention; -
FIG. 4 is a plot of phase versus frequency for a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention; -
FIG. 5 is a plot of phase versus frequency for a non-linear phase noise predictive finite impulse response filter; -
FIG. 6 depicts a read channel with linear phase noise predictive filtering in accordance with some embodiments of the present invention; -
FIG. 7 is a flow diagram showing a method for processing data with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention; -
FIG. 8 depicts a storage system including a read channel with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention; and -
FIG. 9 depicts a wireless communication system using a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention. - Various embodiments of the present invention provide for data processing that includes filtering in a linear phase noise predictive finite impulse response (NPFIR) filter, along with a data detection and data decoding process. The noise predictive finite impulse response filter includes in some embodiments both causal and non-causal taps, with a center tap selected as the main tap position, and with a sufficient number of taps to result in a linear phase. As used herein, the term “non-causal” is used in its broadest sense to mean any condition where at least post occurrence information is used to determine a current occurrence. In contrast, the term “causal” implies a condition where only pre-occurrence and/or current occurrence information is used to determine a current occurrence. Thus, as an example, a non-causal circuit may rely on the following five data inputs i−2, i−1, i0, i+1, i+2, where i−2 occurs two bit periods prior to the current occurrence, i−1 occurs one bit period prior to the current occurrence, i0 is the current occurrence, i−1 occurs one bit period after the current occurrence, and i+2 occurs two bit periods after the current occurrence. In contrast, a causal circuit may rely on the following five data inputs i−4, i−3, i−2, i−1, i0, where i−4 occurs four bit periods prior to the current occurrence, where i−3 occurs three bit periods prior to the current occurrence, where i−2 occurs two bit periods prior to the current occurrence, i−1 occurs one bit period prior to the current occurrence, and i0 is the current occurrence. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data sets upon which an anti-causal noise predictive filter circuit may operate in accordance with different embodiments of the present invention. In some embodiments of the present invention, a non-causal noise predictive filter is used that relies on one or more future noise samples to estimate a current noise level (e.g., n+1, where n+1 is a noise sample occurring one bit period after the current noise sample n0). For the linear phase noise predictive finite impulse response filter disclosed herein, both causal and non-causal taps are used, using both past noise samples and future noise samples.
- The linear phase noise predictive finite impulse response filter also has the main tap located in the center tap position, with sufficient taps to result in a linear phase. In some embodiments, the linear phase noise predictive finite impulse response filter includes eight taps, although other numbers of taps are used in other embodiments. For filters with an odd number of taps, the center tap is the main tap, or the tap with the largest tap coefficient. For filters with an even number of taps, the later of the two center taps is the main tap.
- Turning to
FIG. 1 , adata processing system 100 with linear phase noise predictive filtering is depicted in accordance with some embodiments of the present invention.Data processing system 100 includes an analog todigital converter 104 that receives ananalog signal 102. In some embodiments,analog input signal 102 is derived from a read/write head assembly (not shown) that is disposed in relation to a magnetic storage medium (not shown). Analog todigital converter 104 convertsanalog input signal 102 into a corresponding series ofdigital samples 106. Analog todigital converter 104 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention. -
Digital samples 106 are provided to anequalizer circuit 110.Equalizer circuit 110 applies an equalization algorithm todigital samples 106 to yield an equalizedoutput 112. In some embodiments of the present invention,equalizer circuit 110 is a digital finite impulse response filter circuit as are known in the art. - Equalized
output 112 is provided to a linear phase noise predictive finite impulseresponse filter bank 114, which includes a number of selectable linear phase noise predictive finiteimpulse response filters samples 126. The selectable linear phase noise predictive finiteimpulse response filters output 112, customizing the filtering in linear phase noise predictive finite impulseresponse filter bank 114 to noise conditions specific to the input data pattern, and without having to re-configure an individual linear phase noise predictive finite impulse response filter with new tap coefficients. - In some embodiments in which a 16-state trellis-based
data detector 130 processes the filteredsamples 126, the states indata detector 130 are selected based on 4-bit input data patterns in filteredsamples 126. The linear phase noise predictive finite impulseresponse filter bank 114 is accordingly adapted based on 4-bit input data patterns in equalizedoutput 112, with different sets of tap coefficients calculated for each 4-bit input data pattern. For example, it is expected that different noise conditions will occur for a data pattern of ‘0000’ and a data pattern of ‘0010’ because of the different transition patterns in the two data patterns. Tap coefficients are therefore adapted based on the different noise predictions for each pattern, resulting in two different sets of tap coefficients. One of the sets will be applied to one linear phase noise predictive finite impulse response filter (e.g., 116) inbank 114, and the other of the sets will be applied to another linear phase noise predictive finite impulse response filter (e.g., 120) inbank 114. When input data pattern ‘0000’ is identified in equalizedoutput 112, the corresponding linear phase noise predictive finite impulse response filter (e.g., 116) is selected, and when input data pattern ‘0010’ is identified in equalizedoutput 112, the corresponding linear phase noise predictive finite impulse response filter (e.g., 120) is selected. - In some embodiments, the number of linear phase noise predictive finite impulse response filters included in
bank 114 is reduced by grouping polarity symmetrical data patterns. For example, data patterns ‘0000’ and ‘1111’ have the same number of transitions and can be expected to result in similar noise conditions, and are therefore assigned to the same linear phase noise predictive finite impulse response filter (e.g., 116) with one set of tap coefficients adapted using either or both data patterns ‘0000’ and ‘1111’. Similarly, data patterns ‘0101’ and ‘1010’ are inverse patterns that have the same number of transitions in the same locations and can be expected to result in similar noise conditions, and are therefore assigned to the same linear phase noise predictive finite impulse response filter (e.g., 122) with one set of tap coefficients adapted using either or both data patterns ‘0101’ and ‘1010’. In some such embodiments, with a 16-state data detector 130, eight linear phase noise predictive finite impulse response filters (e.g., 116, 120, 122, 124) are provided in linear phase noise predictive finite impulseresponse filter bank 114. - The filtered
samples 126 are provided todata detector 130 which applies a data detection algorithm to filteredsamples 126 to yield detecteddata 132. The data detection algorithm may be any trellis based data detection algorithm known in the art. As examples, the data detection algorithm may be, but is not limited to, a Viterbi data detection algorithm or a maximum a posteriori data detection algorithm are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data detection algorithms that may be used in relation to different embodiments of the present invention. - An example linear phase noise predictive finite
impulse response filter 200 that may be used in place of the linear phase noise predictive finite impulse response filters 116, 120, 122, 124 in linear phase noise predictive finite impulseresponse filter bank 114 is disclosed inFIG. 2 . The linear phase noise predictive finiteimpulse response filter 200 applies a mathematical operation to a digital data stream atinput 201 to achieve any of a wide range of desired frequency responses atoutput 266. The linear phase noise predictive finiteimpulse response filter 200 is noise predictive because the filter or tap coefficients are tuned based on the expected noise. - As illustrated in
FIG. 2 , the linear phase noise predictive finiteimpulse response filter 200 passesinput 201 through a series ofdelay elements weights filtered output 276. Theoutputs delay element input 201 form a tapped delay line and are referred to as taps. The number ofdelay elements taps impulse response filter 200 implements a filtering equation such as Y[n]=F0X[n]+F1X[n−1]+F2X[n−2]+F3X[n−3]+F4X[n−4]+F5X[n−5]+F6X[n−6]+F7X[n−7] for the eight-tap filter illustrated inFIG. 2 , or more generally Y[n]=F0X[n]+F1X[n−1]+F2X[n−2]+ . . . +F3X[n−L], where X is theinput 102, the value subtracted from n represents the index or delay applied to each term, Fi are thetap coefficients output 266 and L is the filter order. In one example embodiment, to include both causal and non-causal taps,tap coefficients F 0 202 throughF 3 232 are causal taps based on future noise samples and tapcoefficients F 4 242 throughF 7 272 are non-causal taps based on past noise samples. Because the linear phase noise predictive finiteimpulse response filter 200 has an even number of taps, the later 241 of the middle twotaps tap coefficient F 4 242 which has the largest tap coefficient value. - The
input 201 is multiplied bytap coefficient 202 in amultiplier 203, yielding afirst output term 204. Thesecond tap 211 is multiplied bytap coefficient 212 inmultiplier 213, yielding asecond output term 214, which is combined withfirst output term 204 in anadder 215 to yield afirst sum 216. Thethird tap 221 is multiplied bytap coefficient 222 inmultiplier 223, yielding asecond output term 224, which is combined withfirst output term 216 in anadder 225 to yieldsum 226. Thefourth tap 231 is multiplied bytap coefficient 232 inmultiplier 233, yieldingoutput term 234, which is combined withsum 226 inadder 235 to yieldsum 236. Thefifth tap 241 is multiplied bytap coefficient 242 inmultiplier 243, yieldingoutput term 244, which is combined withsum 236 inadder 245 to yieldsum 246. Thesixth tap 251 is multiplied bytap coefficient 252 inmultiplier 253, yieldingoutput term 254, which is combined withsum 246 inadder 255 to yieldsum 256. Theseventh tap 261 is multiplied bytap coefficient 262 inmultiplier 263, yieldingoutput term 264, which is combined withsum 256 inadder 265 to yieldsum 266. Theeighth tap 271 is multiplied bytap coefficient 272 inmultiplier 273, yieldingoutput term 274, which is combined withsum 266 inadder 275 to yieldoutput 276. By changing thetap coefficients input 201 by the linear phase noise predictive finiteimpulse response filter 200 is adjusted to select the desired pass frequencies and stop frequencies. - Turning to
FIG. 3 , achart 300 shows the distribution of tap coefficient values in an eight-tap linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention. Again, for a linear phase noise predictive finite impulse response filter with an even number of taps, the later of the two middle taps, in this case tap 4, is selected as the main tap and is given thegreatest tap coefficient 302. The values of the surrounding tap coefficients (e.g., 304, 306) drop lower as a function of distance from the main tap. In some cases, the distribution of tap coefficient values forms a bell type curve or Gaussian distribution as shown inFIG. 3 , although the linear phase noise predictive finite impulse response filter is not limited to this distribution of tap coefficient values. - The larger the number of taps, the better the filter performance. By providing a sufficient number of taps, such as, but not limited to, eight taps, so that filter performance is not substantially limited by the number of taps, and by including both causal and non-causal taps with the main tap at the center, the noise predictive finite impulse response filter has a substantially linear phase. Such a
linear phase 402 is shown in the phase versusfrequency plot 400 ofFIG. 4 , in contrast with thenon-linear phase 502 shown in the phase versusfrequency plot 500 ofFIG. 5 that results from placing the main tap at the first or last tap and using only causal or non-causal taps. - Turning to
FIG. 6 , aread channel 600 with a linear phase noisepredictive filter bank 624 is used to process ananalog signal 602 and to retrieve user data bits from theanalog signal 602 without errors. In some cases,analog signal 602 is derived from a read/write head assembly in a magnetic storage medium. In other cases,analog signal 602 is derived from a receiver circuit that is operable to receive a signal from a transmission medium. The transmission medium may be wireless or wired such as, but not limited to, cable or optical connectivity. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of sources from whichanalog signal 602 may be derived. - The
read channel 600 includes an analogfront end 604 that receives and processes theanalog signal 602. Analogfront end 604 may include, but is not limited to, an analog filter and an amplifier circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of circuitry that may be included as part of analogfront end 604. In some cases, the gain of a variable gain amplifier included as part of analogfront end 604 may be modifiable, and the cutoff frequency and boost of an analog filter included in analogfront end 604 may be modifiable. Analogfront end 604 receives and processes theanalog signal 602, and provides a processedanalog signal 606 to an analog todigital converter 610. - Analog to
digital converter 610 converts processedanalog signal 606 into a corresponding series ofdigital samples 612. Analog todigital converter 610 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.Digital samples 612 are provided to anequalizer 614.Equalizer 614 applies an equalization algorithm todigital samples 612 to yield an equalizedoutput 616. In some embodiments of the present invention,equalizer 614 is a digital finite impulse response filter circuit as is known in the art.Equalizer 614 ensures that equalizedoutput 616 has the desired spectrum fordata detector 640. - The equalized
output 616 is provided to a sample buffer circuit for storage untildata detector 640 is available. Storedsamples 622 are then provided to a linear phase noisepredictive filter bank 624 which includes a number of selectable linear phase noise predictive finite impulse response filters. Each filter in linear phase noisepredictive filter bank 624 is configured with a set of tap coefficients which are applied to incoming data to yield filteredsamples 626. The linear phase noisepredictive filter bank 624 thus includes a number of linear phase noise predictive finite impulse response filters and a selector circuit such as a multiplexer that selects or enables one of the filters based on the pattern in the input data from storedsamples 622. This allows the selection of a filter to be quickly changed based on the data pattern in storedsamples 622, customizing the filtering in linear phase noise predictive finite impulseresponse filter bank 624 to noise conditions specific to the input data pattern, and without having to re-configure an individual linear phase noise predictive finite impulse response filter with new tap coefficients. - In some embodiments in which a 16-state trellis-based
data detector 640 processes the filteredsamples 626, the linear phase noisepredictive filter bank 624 includes eight filters, each having eight taps configured with different sets of coefficients which have been adapted based on 4-bit input data patterns in storedsamples 622. Inverse patterns, or polarity symmetric patterns, such as ‘1010’ and ‘0101’ share a common filter with the same tap coefficients in some embodiments to reduce the number of filters in linear phase noisepredictive filter bank 624. - An
adaptation circuit 630 generates filter tap coefficient sets 632 for the linear phase noisepredictive filter bank 624 based on the storedsamples 622 and on the filteredsamples 626. cleaned data samples 218 (or buffered data 244) and on theY samples 236. In some embodiments, theadaptation circuit 630 is a least mean squares error calculation circuit operable to generate filter coefficients that reduce an error signal based on the storedsamples 622 and filteredsamples 626. Tap coefficient adaptation in theadaptation circuit 630 may also be based on ahard decision output 660 from adata decoder 650, using thehard decision output 660 as the known data value used to generate an error signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of error signal generation circuits that may be included as part ofadaptation circuit 630 to generate tap coefficient sets 632. Tap coefficients may be generated inadaptation circuit 630 based on training data or known data, calculating tap coefficient values that increase the ability of the linear phase noisepredictive filter bank 624 to filter out noise and result in correct data values. Different sets of tap coefficients are generated in theadaptation circuit 630 for each input data pattern or pair of polarity symmetrical input data patterns. - The filtered
samples 626 are provided todata detector 640 which applies a data detection algorithm to filteredsamples 626 to yield detecteddata 642.Data detector 640 is a circuit capable of producing detectedoutput 642 by applying a data detection algorithm. In some embodiments, the data detection algorithm may be but is not limited to, a soft output Viterbi algorithm (SOVA), or a maximum a posteriori detection algorithm as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data detection algorithms that may be used in relation to different embodiments of the present invention.Data detector 640 may provide both hard decisions and soft decisions. The terms “hard decisions” and “soft decisions” are used in their broadest sense. In particular, “hard decisions” are outputs indicating an expected original input value (e.g., a binary ‘1’ or ‘0’, or a non-binary digital value), and the “soft decisions” indicate a likelihood that corresponding hard decisions are correct. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of hard decisions and soft decisions that may be used in relation to different embodiments of the present invention. - Detected
output 642 is provided to acentral queue memory 644 that operates to buffer data passed betweendata detector 640 anddata decoder 650. When data decoder 650 is available,data decoder 650 receives detectedoutput 642 fromcentral queue memory 644 as adecoder input 646.Data decoder 650 applies a data decoding algorithm todecoder input 646 in an attempt to recover originally written data. The result of the data decoding algorithm is provided as a decodedoutput 654. Similar to detectedoutput 642, decodedoutput 654 may include both hard decisions and soft decisions.Data decoder 650 may be any data decoder circuit known in the art that is capable of applying a decoding algorithm to a received input.Data decoder 650 may be, but is not limited to, a low density parity check decoder circuit or a Reed Solomon decoder circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data decoder circuits that may be used in relation to different embodiments of the present invention. Where the original data is recovered (i.e., the data decoding algorithm converges) or a timeout condition occurs,data decoder 650 provides the result of the data decoding algorithm as adata output 660.Data output 660 is provided to a harddecision output circuit 662 where the data is reordered before providing a series of ordered data sets as adata output 664. - One or more iterations through the combination of
data detector 640 anddata decoder 650 may be made in an effort to converge on the originally written data set. Processing through both thedata detector 640 and thedata decoder 650 is referred to as a “global iteration”. For the first global iteration,data detector 640 applies the data detection algorithm without guidance from a decoded output. For subsequent global iterations,data detector 640 applies the data detection algorithm to filteredsamples 626 as guided by decodedoutput 654.Decoded output 654 is received fromcentral queue memory 644 as adetector input 656. - During each global iteration it is possible for
data decoder 650 to make one or more local iterations including application of the data decoding algorithm todecoder input 646. For the first local iteration,data decoder 650 applies the data decoder algorithm without guidance from a decodedoutput 652. For subsequent local iterations,data decoder 650 applies the data decoding algorithm todecoder input 646 as guided by a previousdecoded output 652. In some embodiments of the present invention, a default of ten local iterations is allowed for each global iteration. - Turning to
FIG. 7 , a flow diagram 700 discloses a method for processing data with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention. Following flow diagram 700, digital data samples are equalized to yield equalized data samples. (Block 702) The equalization is performed in some embodiments using a digital finite impulse response filter. Noise predictive filtering of equalized data samples is performed in a linear phase noise predictive finite impulse response filter to yield filtered data samples. (Block 704) The noise predictive filtering is performed using a linear phase function in a linear phase noise predictive finite impulse response filter disclosed herein. - The linear phase noise predictive finite impulse response filter has the main tap located in the center tap position, with sufficient taps to result in a substantially linear phase without substantial distortion. In some embodiments, the linear phase noise predictive finite impulse response filter includes eight taps, although other numbers of taps are used in other embodiments. For filters with an odd number of taps, the center tap is the main tap, or the tap with the largest tap coefficient. For filters with an even number of taps, the later of the two center taps is the main tap. The linear phase noise predictive finite impulse response filter also includes both causal and non-causal taps.
- In some embodiments, the filtering is performed using a bank of the linear phase noise predictive finite impulse response filters to rapidly provide different filter characteristics adapted to the particular input data pattern without reconfiguring the tap coefficients of a single filter. Once the tap coefficients are adapted for the bank of filters, one of the filters in the bank is selected for each block of input data to the bank, for example, for every 4 input bits in a system with a 16 state data detector. The number of filters in the bank is reduced in some embodiments by sharing one filter with a particular set of tap coefficients for each polarity symmetrical pair of input data patterns.
- A data detection process is performed on the filtered data samples from the linear phase noise predictive finite impulse response filter to yield detected data. (Block 706) Additional processing may be performed, such as, but not limited to, a data decoding process. Tap coefficients for the linear phase noise predictive filter are adapted based on equalized data samples and filtered data samples, where tap coefficients include non-causal taps, and where center tap is main tap coefficient. (Block 710) Again, the tap coefficients are adapted to place the greatest tap coefficient at the center tap.
- Turning to
FIG. 8 , astorage system 800 is illustrated as an example application of a data processing system with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention. Thestorage system 800 includes aread channel circuit 802 with a data processing system with a linear phase noise predictive finite impulse response filter in accordance with some embodiments of the present invention.Storage system 800 may be, for example, a hard disk drive.Storage system 800 also includes apreamplifier 804, aninterface controller 806, ahard disk controller 810, amotor controller 812, a spindle motor 814, adisk platter 816, and a read/write head assembly 820.Interface controller 806 controls addressing and timing of data to/fromdisk platter 816. The data ondisk platter 816 consists of groups of magnetic signals that may be detected by read/write head assembly 820 when the assembly is properly positioned overdisk platter 816. In one embodiment,disk platter 816 includes magnetic signals recorded in accordance with either a longitudinal or a perpendicular recording scheme. - In a typical read operation, read/
write head assembly 820 is accurately positioned bymotor controller 812 over a desired data track ondisk platter 816.Motor controller 812 both positions read/write head assembly 820 in relation todisk platter 816 and drives spindle motor 814 by moving read/write head assembly 820 to the proper data track ondisk platter 816 under the direction ofhard disk controller 810. Spindle motor 814 spinsdisk platter 816 at a determined spin rate (RPMs). Once read/write head assembly 820 is positioned adjacent the proper data track, magnetic signals representing data ondisk platter 816 are sensed by read/write head assembly 820 asdisk platter 816 is rotated by spindle motor 814. The sensed magnetic signals are provided as a continuous, minute analog signal representative of the magnetic data ondisk platter 816. This minute analog signal is transferred from read/write head assembly 820 to readchannel circuit 802 viapreamplifier 804.Preamplifier 804 is operable to amplify the minute analog signals accessed fromdisk platter 816. In turn, readchannel circuit 802 decodes and digitizes the received analog signal to recreate the information originally written todisk platter 816. This data is provided as readdata 822 to a receiving circuit. While processing the read data, readchannel circuit 802 processes the received signal using a linear phase noise predictive finite impulse response filter. Such a linear phase noise predictive finite impulse response filter may be implemented consistent with that disclosed above in relation toFIGS. 1-4 and 6. In some cases, the data processing may be performed consistent with the flow diagram disclosed above in relation toFIG. 7 . A write operation is substantially the opposite of the preceding read operation withwrite data 824 being provided to readchannel circuit 802. This data is then encoded and written todisk platter 816. - It should be noted that
storage system 800 may be integrated into a larger storage system such as, for example, a RAID (redundant array of inexpensive disks or redundant array of independent disks) based storage system. Such a RAID storage system increases stability and reliability through redundancy, combining multiple disks as a logical unit. Data may be spread across a number of disks included in the RAID storage system according to a variety of algorithms and accessed by an operating system as if it were a single disk. For example, data may be mirrored to multiple disks in the RAID storage system, or may be sliced and distributed across multiple disks in a number of techniques. If a small number of disks in the RAID storage system fail or become unavailable, error correction techniques may be used to recreate the missing data based on the remaining portions of the data from the other disks in the RAID storage system. The disks in the RAID storage system may be, but are not limited to, individual storage systemssuch storage system 800, and may be located in close proximity to each other or distributed more widely for increased security. In a write operation, write data is provided to a controller, which stores the write data across the disks, for example by mirroring or by striping the write data. In a read operation, the controller retrieves the data from the disks. The controller then yields the resulting read data as if the RAID storage system were a single disk. - In addition, it should be noted that
storage system 800 may be modified to include solid state memory that is used to store data in addition to the storage offered bydisk platter 816. This solid state memory may be used in parallel todisk platter 816 to provide additional storage. In such a case, the solid state memory receives and provides information directly to readchannel circuit 802. Alternatively, the solid state memory may be used as a cache where it offers faster access time than that offered bydisk platter 816. In such a case, the solid state memory may be disposed betweeninterface controller 806 and readchannel circuit 802 where it operates as a pass through todisk platter 816 when requested data is not available in the solid state memory or when the solid state memory does not have sufficient storage to hold a newly written data set. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of storage systems including bothdisk platter 816 and a solid state memory. - Turning to
FIG. 9 , awireless communication system 900 or data transmission device including atransmitter 902 andreceiver 904 with a linear phase noise predictive finite impulse response filter is shown in accordance with some embodiments of the present invention.Communication system 900 includes atransmitter 902 that is operable to transmit encoded information via atransfer medium 906 as is known in the art. The encoded data is received fromtransfer medium 906 byreceiver 904.Receiver 904 incorporates a linear phase noise predictive finite impulse response filter. Such a linear phase noise predictive finite impulse response filter may be implemented consistent with the disclosure above in relation toFIGS. 1-4 and 6. In some cases, the data processing may be performed consistent with the flow diagram disclosed above in relation toFIG. 7 . - Linear phase noise predictive finite impulse response filtering technology is applicable to transmission of information over virtually any channel or storage of information on virtually any media. Transmission applications include, but are not limited to, optical fiber, radio frequency channels, wired or wireless local area networks, digital subscriber line technologies, wireless cellular, Ethernet over any medium such as copper or optical fiber, cable channels such as cable television, and Earth-satellite communications. Storage applications include, but are not limited to, hard disk drives, compact disks, digital video disks, magnetic tapes and memory devices such as dynamic random-access memory, negated-AND flash, negated-OR flash, other non-volatile memories and solid state drives.
- It should be noted that the various blocks discussed in the above application may be implemented in integrated circuits along with other functionality. Such integrated circuits may include all of the functions of a given block, system or circuit, or a subset of the block, system or circuit. Further, elements of the blocks, systems or circuits may be implemented across multiple integrated circuits. Such integrated circuits may be any type of integrated circuit known in the art including, but are not limited to, a monolithic integrated circuit, a flip chip integrated circuit, a multichip module integrated circuit, and/or a mixed signal integrated circuit. It should also be noted that various functions of the blocks, systems or circuits discussed herein may be implemented in either software or firmware. In some such cases, the entire system, block or circuit may be implemented using its software or firmware equivalent. In other cases, the one part of a given system, block or circuit may be implemented in software or firmware, while other parts are implemented in hardware.
- In conclusion, the present invention provides novel systems, devices, methods and arrangements for data processing with a linear phase noise predictive finite impulse response filter. While detailed descriptions of one or more embodiments of the invention have been given above, various alternatives, modifications, and equivalents will be apparent to those skilled in the art without varying from the spirit of the invention. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/912,171 US8867154B1 (en) | 2013-05-09 | 2013-06-06 | Systems and methods for processing data with linear phase noise predictive filter |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361821668P | 2013-05-09 | 2013-05-09 | |
US13/912,171 US8867154B1 (en) | 2013-05-09 | 2013-06-06 | Systems and methods for processing data with linear phase noise predictive filter |
Publications (2)
Publication Number | Publication Date |
---|---|
US8867154B1 US8867154B1 (en) | 2014-10-21 |
US20140334028A1 true US20140334028A1 (en) | 2014-11-13 |
Family
ID=51702336
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/912,171 Active US8867154B1 (en) | 2013-05-09 | 2013-06-06 | Systems and methods for processing data with linear phase noise predictive filter |
Country Status (1)
Country | Link |
---|---|
US (1) | US8867154B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8917470B2 (en) * | 2013-03-13 | 2014-12-23 | Lsi Corporation | Data sequence detection in band-limited channels using cooperative sequence equalization |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5012245A (en) * | 1989-10-04 | 1991-04-30 | At&T Bell Laboratories | Integral switched capacitor FIR filter/digital-to-analog converter for sigma-delta encoded digital audio |
US6535553B1 (en) | 1998-06-19 | 2003-03-18 | Samsung Electronics Co., Ltd. | Passband equalizers with filter coefficients calculated from modulated carrier signals |
JP4324316B2 (en) | 2000-10-23 | 2009-09-02 | 株式会社日立グローバルストレージテクノロジーズ | Perpendicular magnetic recording / reproducing device |
US20050264906A1 (en) * | 2004-05-25 | 2005-12-01 | Haratsch Erich F | Method and apparatus for reduced-state Viterbi detection in a read channel of a magnetic recording system |
JP4072751B2 (en) * | 2001-04-20 | 2008-04-09 | 日本ビクター株式会社 | Playback device |
EP1449338A1 (en) | 2001-11-21 | 2004-08-25 | Koninklijke Philips Electronics N.V. | Adaptive equalizer operating at a sampling rate asynchronous to the data rate |
US6889154B2 (en) * | 2002-04-18 | 2005-05-03 | Infineon Technologies Ag | Method and apparatus for calibrating data-dependent noise prediction |
JP2004080210A (en) | 2002-08-13 | 2004-03-11 | Fujitsu Ltd | Digital filter |
DE602004011445T2 (en) | 2003-11-03 | 2009-01-15 | Broadcom Corp., Irvine | FEC decoding with dynamic parameters |
JP4141940B2 (en) * | 2003-11-28 | 2008-08-27 | 株式会社東芝 | Disk device and disk playback method |
US7233164B2 (en) | 2003-12-17 | 2007-06-19 | Rambus Inc. | Offset cancellation in a multi-level signaling system |
JP4377677B2 (en) * | 2003-12-25 | 2009-12-02 | 株式会社東芝 | Disk device and disk playback method |
WO2006013660A1 (en) * | 2004-08-03 | 2006-02-09 | Matsushita Electric Industrial Co., Ltd. | Reproduced signal processing device |
US20060123285A1 (en) | 2004-11-16 | 2006-06-08 | De Araujo Daniel F | Dynamic threshold scaling in a communication system |
US7602567B2 (en) | 2007-06-28 | 2009-10-13 | Lsi Corporation | Feed-forward DC restoration in a perpendicular magnetic read channel |
US8046666B2 (en) | 2007-08-08 | 2011-10-25 | Lsi Corporation | Combined DC restoration double detection and loops |
JP4987843B2 (en) * | 2007-12-28 | 2012-07-25 | パナソニック株式会社 | Phase error detection device, waveform shaping device, and optical disk device |
US7872978B1 (en) | 2008-04-18 | 2011-01-18 | Link—A—Media Devices Corporation | Obtaining parameters for minimizing an error event probability |
US8149527B2 (en) * | 2008-04-29 | 2012-04-03 | Agere Systems Inc. | Systems and methods for reducing attenuation of information derived from a defective medium |
JP5173021B2 (en) | 2008-05-19 | 2013-03-27 | アギア システムズ インコーポレーテッド | System and method for mitigating delay in a data detector feedback loop |
US20100067621A1 (en) | 2008-09-17 | 2010-03-18 | Lsi Corporation | Feed Forward Detector for Pattern Dependent Noise Prediction |
KR101350030B1 (en) | 2008-09-19 | 2014-01-13 | 에이저 시스템즈 엘엘시 | Systems and methods for reducing low frequency loss in a magnetic storage device |
CN102067224B (en) | 2009-02-10 | 2014-11-19 | 艾格瑞系统有限公司 | Systems and methods of adaptive baseline compensation |
US8411537B2 (en) * | 2009-03-06 | 2013-04-02 | Agere Systems Inc. | Systems and methods for recovering information from a defective medium |
US8312359B2 (en) | 2009-09-18 | 2012-11-13 | Lsi Corporation | Branch-metric calibration using varying bandwidth values |
US8578253B2 (en) | 2010-01-04 | 2013-11-05 | Lsi Corporation | Systems and methods for updating detector parameters in a data processing circuit |
US8743936B2 (en) * | 2010-01-05 | 2014-06-03 | Lsi Corporation | Systems and methods for determining noise components in a signal set |
US8208213B2 (en) | 2010-06-02 | 2012-06-26 | Lsi Corporation | Systems and methods for hybrid algorithm gain adaptation |
US8605381B2 (en) | 2010-09-03 | 2013-12-10 | Lsi Corporation | Systems and methods for phase compensated harmonic sensing in fly height control |
US9219469B2 (en) | 2010-09-21 | 2015-12-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for filter constraint estimation |
US8661071B2 (en) * | 2010-10-11 | 2014-02-25 | Lsi Corporation | Systems and methods for partially conditioned noise predictive equalization |
US8566379B2 (en) | 2010-11-17 | 2013-10-22 | Lsi Corporation | Systems and methods for self tuning target adaptation |
US8854753B2 (en) | 2011-03-17 | 2014-10-07 | Lsi Corporation | Systems and methods for auto scaling in a data processing system |
US9026572B2 (en) * | 2011-08-29 | 2015-05-05 | Lsi Corporation | Systems and methods for anti-causal noise predictive filtering in a data channel |
US8625226B2 (en) * | 2011-11-23 | 2014-01-07 | International Business Machines Corporation | Fixing tap coefficients in a programmable finite-impulse-response equalizer |
US8880986B2 (en) * | 2012-05-30 | 2014-11-04 | Lsi Corporation | Systems and methods for improved data detection processing |
US8719682B2 (en) * | 2012-06-15 | 2014-05-06 | Lsi Corporation | Adaptive calibration of noise predictive finite impulse response filter |
-
2013
- 2013-06-06 US US13/912,171 patent/US8867154B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US8867154B1 (en) | 2014-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8719682B2 (en) | Adaptive calibration of noise predictive finite impulse response filter | |
US8762440B2 (en) | Systems and methods for area efficient noise predictive filter calibration | |
US20130332790A1 (en) | LDPC Decision Driven Equalizer Adaptation | |
US8880986B2 (en) | Systems and methods for improved data detection processing | |
US8824076B2 (en) | Systems and methods for NPML calibration | |
US8848776B1 (en) | Systems and methods for multi-dimensional signal equalization | |
US8922934B2 (en) | Systems and methods for transition based equalization | |
US8867154B1 (en) | Systems and methods for processing data with linear phase noise predictive filter | |
US9524748B2 (en) | Systems and methods for multi-dimensional equalization constraint | |
US8819531B2 (en) | Systems and methods for information divergence based data processing | |
US9058115B1 (en) | Systems and methods for multi-dimensional data processor operational marginalization | |
US9430270B2 (en) | Systems and methods for multiple sensor noise predictive filtering | |
US8773791B1 (en) | Systems and methods for X-sample based noise cancellation | |
US20140285918A1 (en) | Systems and methods for quality based bit error rate prediction | |
US8902525B1 (en) | Systems and methods for indirect parameter calibration in a data processing system | |
US8922933B2 (en) | Systems and methods for loop processing with variance adaptation | |
US8976471B1 (en) | Systems and methods for two stage tone reduction | |
US8854762B2 (en) | Systems and methods for X-sample based data processor marginalization | |
US9298369B2 (en) | Modify priority of dataset based on number of times the data set is processed by both a data detector circuit and a data decoder circuit | |
US8917467B1 (en) | Systems and methods for ATI mitigation | |
US8694847B2 (en) | Systems and methods for sector quality determination in a data processing system | |
US9112539B2 (en) | Systems and methods for iterative data processing using feedback iteration | |
US9288084B1 (en) | Soft decision assisted equalizer adaptation | |
US20140268401A1 (en) | Systems and Methods for P-Distance Based Priority Data Processing | |
US9324363B2 (en) | Systems and methods for floating variance branch metric calculation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LU, LU;HUANG, JIANZHONG;XIA, HAITAO;REEL/FRAME:030563/0574 Effective date: 20130604 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047229/0408 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047349/0001 Effective date: 20180905 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:051144/0648 Effective date: 20180905 |
|
AS | Assignment |
Owner name: BROADCOM INTERNATIONAL PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED;REEL/FRAME:053771/0901 Effective date: 20200826 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: MERGER;ASSIGNORS:AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED;BROADCOM INTERNATIONAL PTE. LTD.;REEL/FRAME:062952/0850 Effective date: 20230202 |