US20140312453A1 - Schottky barrier diodes with a guard ring formed by selective epitaxy - Google Patents
Schottky barrier diodes with a guard ring formed by selective epitaxy Download PDFInfo
- Publication number
- US20140312453A1 US20140312453A1 US14/323,502 US201414323502A US2014312453A1 US 20140312453 A1 US20140312453 A1 US 20140312453A1 US 201414323502 A US201414323502 A US 201414323502A US 2014312453 A1 US2014312453 A1 US 2014312453A1
- Authority
- US
- United States
- Prior art keywords
- layer
- top surface
- guard ring
- device region
- schottky barrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000004888 barrier function Effects 0.000 title claims abstract description 41
- 238000000407 epitaxy Methods 0.000 title 1
- 238000013461 design Methods 0.000 claims abstract description 74
- 239000000463 material Substances 0.000 claims description 70
- 239000004065 semiconductor Substances 0.000 claims description 51
- 238000004519 manufacturing process Methods 0.000 claims description 27
- 229910021332 silicide Inorganic materials 0.000 claims description 25
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 22
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 14
- 229910052710 silicon Inorganic materials 0.000 claims description 14
- 239000010703 silicon Substances 0.000 claims description 14
- 238000004088 simulation Methods 0.000 claims description 10
- 238000003860 storage Methods 0.000 claims description 6
- 239000000203 mixture Substances 0.000 claims description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 4
- 238000000034 method Methods 0.000 abstract description 77
- 230000008569 process Effects 0.000 abstract description 65
- 238000005530 etching Methods 0.000 description 28
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 26
- 239000000758 substrate Substances 0.000 description 22
- 229910052751 metal Inorganic materials 0.000 description 17
- 239000002184 metal Substances 0.000 description 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 125000006850 spacer group Chemical group 0.000 description 15
- 238000012938 design process Methods 0.000 description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 238000002955 isolation Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- 238000005137 deposition process Methods 0.000 description 9
- 239000000126 substance Substances 0.000 description 9
- 239000002019 doping agent Substances 0.000 description 8
- 229910052732 germanium Inorganic materials 0.000 description 8
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 8
- 239000012535 impurity Substances 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 238000012360 testing method Methods 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000000206 photolithography Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 6
- 239000013078 crystal Substances 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 238000012876 topography Methods 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 239000012071 phase Substances 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 239000011368 organic material Substances 0.000 description 3
- 230000000737 periodic effect Effects 0.000 description 3
- 238000003672 processing method Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 239000000376 reactant Substances 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 1
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000005299 abrasion Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005266 casting Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000011960 computer-aided design Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- VXGHASBVNMHGDI-UHFFFAOYSA-N digermane Chemical compound [Ge][Ge] VXGHASBVNMHGDI-UHFFFAOYSA-N 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 230000002194 synthesizing effect Effects 0.000 description 1
- 238000002076 thermal analysis method Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000001947 vapour-phase growth Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0744—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common without components of the field effect type
- H01L27/075—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. lateral bipolar transistor, and vertical bipolar transistor and resistor
- H01L27/0755—Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
- H01L27/0761—Vertical bipolar transistor in combination with diodes only
- H01L27/0766—Vertical bipolar transistor in combination with diodes only with Schottky diodes only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66143—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7322—Vertical transistors having emitter-base and base-collector junctions leaving at the same surface of the body, e.g. planar transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
Definitions
- the present invention relates to semiconductor device fabrication and, more specifically, to device structures for a Schottky barrier diode, fabrication methods for Schottky barrier diodes, and design structures for a Schottky barrier diode.
- Schottky barrier diodes are semiconductor diodes characterized by low forward voltage drop and fast switching action.
- a typical Schottky barrier diode features a conductor-semiconductor junction that provides rectifying characteristics, such as junction between highly-doped silicon and metal silicide layers.
- a Schottky barrier diode may include a guard ring that prevents excessive leakage current.
- a method for fabricating a device structure.
- the method includes a Schottky barrier diode and forming a guard ring for a Schottky barrier diode with a selective epitaxial growth process.
- a device structure includes a device region, a Schottky barrier diode, and a guard ring for the Schottky barrier diode.
- the device region is comprised of a first semiconductor material.
- the Schottky barrier diode has an anode on a top surface of the device region, a cathode in the device region, and a Schottky junction defined between the anode and cathode.
- the guard ring is comprised of a second semiconductor material having an epitaxial relationship with the first semiconductor material.
- a design structure is provided that is readable by a machine used in design, manufacture, or simulation of an integrated circuit.
- the design structure includes a device region, a Schottky barrier diode, and a guard ring for the Schottky barrier diode.
- the device region is comprised of a first semiconductor material.
- the Schottky barrier diode has an anode on a top surface of the device region, a cathode in the device region, and a Schottky junction defined between the anode and cathode.
- the guard ring is comprised of a second semiconductor material having an epitaxial relationship with the first semiconductor material.
- the design structure may comprise a netlist.
- the design structure may also reside on storage medium as a data format used for the exchange of layout data of integrated circuits.
- the design structure may reside in a programmable gate array.
- FIG. 1A is a cross-sectional view of a portion of a substrate at an initial stage of a processing method for fabricating a bipolar junction transistor in accordance with an embodiment of the invention.
- FIG. 1B is a cross-sectional view similar to FIG. 1A of a different portion of the substrate at an initial stage of a processing method for fabricating a Schottky barrier diode in accordance with an embodiment of the invention.
- FIGS. 2A-10A and 2 B- 10 B are cross-sectional views of the respective substrate portions shown in FIGS. 1A , 1 B at successive subsequent fabrication stages of the processing method.
- FIG. 11 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test.
- a substrate 10 includes trench isolation regions 12 , 13 that circumscribe and electrically isolate device regions 16 , 17 .
- Device region 16 is used in the fabrication of a bipolar junction transistor 84 ( FIG. 10A ).
- Device region 17 is used in the fabrication of a Schottky barrier diode 86 ( FIG. 10B ).
- the substrate 10 may be any type of suitable bulk substrate comprising a semiconductor material suitable for forming an integrated circuit.
- the substrate 10 may be a wafer comprised of a monocrystalline silicon-containing material, such as single crystal silicon wafer with a (100) crystal lattice orientation.
- the monocrystalline semiconductor material of the substrate 10 may contain a definite defect concentration and still be considered single crystal.
- the semiconductor material comprising substrate 10 may include an optional epitaxial layer on a bulk substrate, such as an epitaxial layer comprised of lightly-doped n-type semiconductor material that defines a top surface 25 and that covers an oppositely-doped bulk substrate.
- Trench isolation regions 12 , 13 may be isolation structures formed by a shallow trench isolation (STI) technique that relies on a lithography and dry etching process to define closed-bottomed trenches in substrate 10 , fill the trenches with dielectric, and planarize the layer relative to the top surface 25 of the substrate 10 using a chemical mechanical polishing (CMP) process.
- the dielectric may be comprised of an oxide of silicon, such as densified tetraethylorthosilicate (TEOS) deposited by chemical vapor deposition (CVD) or a high-density plasma (HDP) oxide deposited with plasma assistance.
- TEOS densified tetraethylorthosilicate
- CVD chemical vapor deposition
- HDP high-density plasma
- a collector region 18 and a subcollector region 20 of the bipolar junction transistor 84 are present as impurity-doped regions in the device region 16 .
- impurity-doped regions 21 , 23 are present in the device region 17 .
- the collector region 18 , subcollector region 20 , and impurity-doped regions 21 , 23 may be formed beneath the top surface 25 by introducing an electrically-active dopant, such as an impurity species from Group V of the Periodic Table (e.g., phosphorus (P), arsenic (As), or antimony (Sb)) effective to impart an n-type conductivity in which electrons are the majority carriers and dominate the electrical conductivity of the host semiconductor material.
- an impurity species from Group V of the Periodic Table e.g., phosphorus (P), arsenic (As), or antimony (Sb)
- collector region 18 , subcollector region 20 , and impurity-doped regions 21 , 23 may be formed by ion implanting an n-type impurity species and thereafter annealing to activate the impurity species and lessen implantation damage using techniques and conditions familiar to one skilled in the art.
- the collector region 18 and impurity-doped region 21 may each comprise a selectively implanted collector (SIC) formed by implanting an n-type dopant with selected dose and kinetic energy into the central part of the device regions 16 , 17 and may be formed at any appropriate point in the process flow.
- SIC selectively implanted collector
- the subcollector region 20 and impurity doped region 23 may be formed by a high-current ion implantation followed by lengthy, high temperature thermal anneal process that dopes a thickness of the substrate 10 before the optional epitaxial layer is formed.
- the dopant in the collector region 18 may diffuse laterally and vertically such that substantially the entire central portion of device region 16 becomes doped and continuous structurally is and electrically with the subcollector region 20 .
- the dopant in the impurity-doped region 21 may also exhibit transport from diffusion similar to the dopant diffusion experienced by the collector region 18 and become structurally and electrically continuous with the impurity doped region 23 as well as extend to the top surface 25 .
- An intrinsic base layer 22 which is comprised of a material suitable for forming an intrinsic base of the bipolar junction transistor 84 , is deposited as a continuous additive layer on the top surface 25 of substrate 10 and, in particular on the top surface 25 of the device region 16 .
- the intrinsic base layer 22 directly contacts the top surface 25 of the device region 16 and a top surface of the trench isolation regions 12 , 13 .
- the intrinsic base layer 22 may be comprised of a semiconductor material, such as silicon-germanium (SiGe) including silicon (Si) and germanium (Ge) in an alloy with the silicon content ranging from 95 atomic percent to 50 atomic percent and the germanium content ranging from 5 atomic percent to 50 atomic percent.
- the germanium content of the intrinsic base layer 22 may be uniform or the germanium content of intrinsic base layer 22 may be graded or stepped across the thickness of intrinsic base layer 22 .
- the intrinsic base layer 22 may be comprised of a different semiconductor material, such as silicon (Si).
- the intrinsic base layer 22 may be doped with one or more impurity species, such as boron and/or carbon.
- Intrinsic base layer 22 may be formed using a low temperature epitaxial (LTE) growth process (typically at a growth temperature ranging from 400° C. to 850° C.).
- LTE low temperature epitaxial
- the epitaxial growth process is performed after the trench isolation regions 12 , 13 are formed.
- the epitaxial growth process is non-selective as single crystal semiconductor material (e.g., single crystal silicon or SiGe) may be deposited epitaxially onto any exposed crystalline surface such as the exposed top surface 25 of device region 16 , and non-monocrystalline semiconductor material (e.g., polysilicon or polycrystalline SiGe) is deposited non-epitaxially onto the non-crystalline material of the trench isolation regions 12 or regions (not shown) where polycrystalline semiconductor material already exists.
- LTE low temperature epitaxial
- the non-selectivity of the growth process causes the intrinsic base layer 22 to incorporate topography.
- the intrinsic base layer 22 includes a raised region 24 above the device region 16 , a non-raised region 26 surrounding the raised region 24 , and a facet region 28 between the raised region 24 and the non-raised region 26 .
- the raised region 24 of the intrinsic base layer 22 is comprised of monocrystalline semiconductor material and is laterally positioned in vertical alignment with the collector region 18 .
- a top surface of the raised region 24 is elevated relative to a plane containing the top surface 25 of the device region 16 .
- the raised region 24 is circumscribed by the shallow trench isolation regions 12 .
- the non-raised region 26 of the intrinsic base layer 22 is comprised of polycrystalline semiconductor material and overlies the trench isolation regions 12 near the raised region 24 . In the absence of epitaxial seeding over the trench isolation regions 12 , the non-raised region 26 forms with a low growth rate outside of the device region 16 .
- the facet region 28 of the intrinsic base layer 22 may be comprised of monocrystalline material transitioning to polycrystalline material.
- the thickness of the intrinsic base layer 22 may range from about 10 nm to about 600 nm with the largest layer thickness in the raised region 24 and the layer thickness of the non-raised region 26 less than the layer thickness of the raised region 24 .
- the layer thicknesses herein are evaluated in a direction normal to the top surface 25 of substrate 10 .
- the intrinsic base layer 22 also forms on device region 17 and may be separated from the top surface 25 by one or more intervening layers (not shown).
- the top surface 25 of device region 17 may be optionally covered by a thin layer of silicon dioxide (SiO 2 ) and an overlying polysilicon layer.
- SiO 2 silicon dioxide
- the intrinsic base layer 22 and any other layers are removed from the top surface 25 of the device region 17 so that device region 17 is free of a layer of the semiconductor material constituting the intrinsic base layer 22 .
- the intrinsic base layer 22 on device region 16 is masked and the semiconductor material of the intrinsic base layer 22 is removed from device region 17 using photolithography and an etching process.
- a patterned mask layer (not shown) is applied with an opening that exposes the semiconductor material of the intrinsic base layer 22 located on the device region 17 .
- the mask layer may be a photoresist layer comprised of a sacrificial organic material applied by spin coating and pre-baked.
- the photolithography process entails exposing the photoresist layer to radiation imaged through a photomask, baking, and developing the resultant latent feature pattern in the exposed resist to define the opening exposing the semiconductor material of the intrinsic base layer 22 located on the device region 17 .
- An etching process such as a reactive-ion etching (RIE) process is used to remove the semiconductor material of the intrinsic base layer 22 from the device region 17 . This exposes the top surface 25 of the device region 17 .
- RIE reactive-ion etching
- a base dielectric layer 32 is formed on a top surface 30 of intrinsic base layer 22 and, in the representative embodiment, directly contacts the top surface 30 .
- the base dielectric layer 32 reproduces the topography of the underlying intrinsic base layer 22 .
- the base dielectric layer 32 is also formed on the top surface 25 of the device region 17 and may merge with any preexisting dielectric layer (e.g., SiO 2 ).
- the base dielectric layer 32 may be an insulating material with a dielectric constant (e.g., a permittivity) characteristic of a dielectric.
- the base dielectric layer 32 may be a high temperature oxide (HTO) deposited using rapid thermal process (RTP) at temperatures of 500° C.
- HTO high temperature oxide
- RTP rapid thermal process
- the base dielectric layer 32 may be comprised of oxide, the material of base dielectric layer 32 may be deposited by a different deposition process, by thermal oxidation of silicon (e.g, oxidation at high pressure with steam (HIPOX)), or by a combination of oxide formation techniques known to those of ordinary skill in the art.
- HIPOX high pressure with steam
- a sacrificial layer stack 31 including sacrificial layers 36 , 40 is then formed.
- Sacrificial layer 36 is deposited on a top surface 34 of base dielectric layer 32 and directly contacts the top surface 34 .
- Sacrificial layer 40 which is optional, is deposited on a top surface 38 of sacrificial layer 36 .
- the sacrificial layers 36 , 40 reproduce the topography of the underlying intrinsic base layer 22 in device region 16 .
- the sacrificial layer stack 31 is also formed on the top surface 25 of the device region 17 and is separated from the top surface 25 by the base dielectric layer 32 .
- Sacrificial layer 36 may be comprised of a material with a different etching selectivity than the material of the underlying base dielectric layer 32 .
- sacrificial layer 36 may be comprised of polycrystalline silicon (e.g., polysilicon) deposited by a conventional deposition process such as low pressure chemical vapor phase deposition (LPCVD) using either silane or disilane as a silicon source or physical vapor deposition (PVD).
- LPCVD low pressure chemical vapor phase deposition
- PVD physical vapor deposition
- Sacrificial layer 40 may be comprised of a dielectric material with a different etching selectivity than the material of the underlying sacrificial layer 36 .
- sacrificial layer 40 may be comprised of SiO 2 deposited by CVD or another suitable deposition process.
- the sacrificial layers 36 , 40 of the sacrificial layer stack 31 are patterned using photolithography and etching processes to define sacrificial mandrels in the form of a sacrificial emitter pedestal 44 .
- the sacrificial layer stack 31 is masked with a patterned mask layer (not shown).
- the mask layer may be a photoresist layer comprised of a sacrificial organic material applied to the top surface 42 of sacrificial layer 40 by spin coating and pre-baked.
- the photolithography process entails exposing the photoresist layer to radiation imaged through a photomask, baking, and developing the resultant latent feature pattern in the exposed resist to define residual areas of photoresist that mask portions of sacrificial layer stack 31 .
- the mask includes a resist strip covering a surface area on a top surface 42 of sacrificial layer 40 at the intended location of the sacrificial emitter pedestal 44 .
- An etching process such as a reactive-ion etching (RIE) process, is used to remove regions of sacrificial layers 36 , 40 not protected by the mask layer.
- RIE reactive-ion etching
- an initial segment of the etching process may remove unprotected regions of sacrificial layer 40 and stop on the material of sacrificial layer 36 .
- the etch chemistry may be changed to remove unprotected regions of the underlying sacrificial layer 36 and stop on the material of base dielectric layer 32 .
- a simpler etch chemistry might be used that includes fewer etch steps and removes both sacrificial layers 36 , 40 .
- the top surface 34 of base dielectric layer 32 is exposed in device region 17 aside from the portion of the top surface 34 covered by the sacrificial emitter pedestal 44 .
- a hardmask layer 48 is formed on device regions 16 , 17 .
- the hardmask layer 48 may be a conformal blanket layer with a thickness that is independent of the topography of underlying features, such as the sacrificial emitter pedestal 44 .
- Hardmask layer 48 may be comprised of a dielectric material with a different etching selectivity than the underlying base dielectric layer 32 .
- hardmask layer 48 may be comprised of silicon nitride (Si 3 N 4 ) deposited using CVD. Alternatively, the material of hardmask layer 48 may be deposited by another suitable deposition process.
- a resist layer 50 comprised of a radiation-sensitive organic material is applied to a top surface 49 of hardmask layer 48 by spin coating, pre-baked, exposed to radiation to impart a latent image of a pattern including windows 52 , 54 , baked, and then developed with a chemical developer.
- Windows 52 , 54 are defined as respective openings in the resist layer 50 .
- an etching process such as a directional anisotropic etching process like RIE that preferentially removes dielectric material from horizontal surfaces, may be used to remove portions of the hardmask layer 48 in regions unmasked by the resist layer 50 ( FIGS. 3A , 3 B).
- the etching process also etches the hardmask layer 48 to form non-conductive spacers 56 on the sidewalls of the sacrificial emitter pedestal 44 .
- the non-conductive spacers 56 surround the sidewalls of the sacrificial emitter pedestal 44 .
- the etching process is selected with an etch chemistry that selectively removes Si 3 N 4 in hardmask layer 48 relative to SiO 2 in the base dielectric layer 32 .
- the resist layer 50 is removed by oxygen plasma ashing and/or wet chemical stripping.
- An opening surrounded by an interior edge 47 is defined by the etching process in the hardmask layer 48 at the location of window 52 ( FIG. 3A ) and extends through the hardmask layer 48 to the top surface 34 of base dielectric layer 32 .
- Another opening with an interior edge 71 is defined in the hardmask layer 48 at the location of window 54 ( FIG. 3B ) and extends to top surface 34 of base dielectric layer 32 .
- a strip 62 of the base dielectric layer 32 is peripherally inside the interior edge 71 and is covered by a region of the hardmask layer 48 having an exterior edge 69 .
- regions of the base dielectric layer 32 that are not masked by the patterned hardmask layer 48 are selectively removed by an etching process that stops on the material constituting intrinsic base layer 22 .
- the sacrificial emitter pedestal 44 and non-conductive spacers 56 also mask a surface area of the base dielectric layer 32 in device region 16 .
- the etching process exposed a portion of the top surface 30 of intrinsic base layer 22 in device region 16 between the interior edge 47 of the opening in the hardmask layer 48 and the non-conductive spacers 56 on the sacrificial emitter pedestal 44 .
- This portion of the top surface 30 is an intended location for the extrinsic base layer 64 of the bipolar junction transistor 84 .
- the etching process exposes a portion 46 of the top surface 25 of device region 17 between the exterior and interior edges 69 , 71 of patterned hardmask layer 48 .
- This portion of the top surface 25 is positioned at an intended location for the guard ring 73 .
- the portion 46 of the top surface 25 is a closed geometrical shape, such as a ring shape or a rectangular shape, that surrounds the surface area of the top surface 25 of the device region 17 masked by the overlying region of the patterned hardmask layer 48 .
- the etching process may be chemical oxide removal (COR) that removes the material of base dielectric layer 32 , if comprised of SiO 2 , with minimal undercut beneath the non-conductive spacers 56 .
- COR chemical oxide removal
- a COR process utilizes a vapor or, more preferably, a mixture flow of hydrogen fluoride (HF) and ammonia (NH 3 ) in a ratio of 1:10 to 10:1 and may be performed at low pressures (e.g., of about 1 mTorr to about 100 mTorr) and room temperature.
- the COR process may be performed in situ in the deposition chamber or may be performed in an independent chamber.
- Sacrificial layer 40 is also removed, or optionally only partially removed, from the sacrificial layer stack 31 by the etching process.
- An optional hydrofluoric acid chemical cleaning procedure may follow the COR process.
- an extrinsic base layer 64 is formed on the portions of the top surface 30 of intrinsic base layer 22 in device region 16 and the portion 46 of the top surface 25 of the device region 17 that are not covered by the patterned hardmask layer 48 .
- the extrinsic base layer 64 directly contacts the respective top surfaces 25 , 30 .
- a cap 68 comprised of the material of the extrinsic base layer 64 are formed on top of the sacrificial layer 36 between non-conductive spacers 56 . The material of the extrinsic base layer 64 does not form on hardmask layer 48 or on the non-conductive spacers 56 .
- the extrinsic base layer 64 may be comprised of a semiconductor material (e.g., silicon or SiGe) formed by a selective epitaxial growth (SEG) deposition process. If comprised of SiGe, the concentration of Ge may have a graded or an abrupt profile if the extrinsic base layer 64 is comprised of SiGe, and may include additional layers, such as a Si cap.
- a semiconductor material e.g., silicon or SiGe
- SEG selective epitaxial growth
- Epitaxial growth is a process by which a layer of single-crystal material, i.e., the extrinsic base layer 64 , is deposited on a single-crystal substrate (i.e., the intrinsic base layer 22 and the device region 17 ) and in which the crystallographic structure of the single-crystal substrate is reproduced in the layer 64 . If the chemical composition of the extrinsic base layer 64 differs from the chemical composition of the intrinsic base layer 22 and/or the device region 17 , then a lattice constant mismatch may be present between the epitaxial material of the extrinsic base layer 64 and the intrinsic base layer 22 and/or the device region 17 .
- a lattice constant mismatch may be present between the epitaxial material of the extrinsic base layer 64 and the intrinsic base layer 22 and/or the device region 17 .
- the selectivity of the SEG deposition process forming the extrinsic base layer 64 may be provided by an etchant, such as hydrogen chloride (HCl), in the reactant stream supplied to the SEG reaction chamber or by the germanium source, such as germane (GeH 4 ) or digermane (Ge 2 H 6 ), supplied to the SEG reaction chamber. If the extrinsic base layer 64 does not contain germanium, then a separate etchant may be supplied to the SEG reaction chamber to provide the requisite selectivity. If the extrinsic base layer 64 contains germanium formed using a germanium source gas, the provision of an additional etchant to the SEG reaction chamber is optional.
- an etchant such as hydrogen chloride (HCl)
- the germanium source such as germane (GeH 4 ) or digermane (Ge 2 H 6 )
- the extrinsic base layer 64 may be in situ doped during deposition with a concentration of a dopant, such as an impurity species from Group III of the Periodic Table (e.g., boron or indium) effective to impart a p-type conductivity in which holes are the majority carriers and dominate the electrical conductivity of the host semiconductor material.
- a dopant such as an impurity species from Group III of the Periodic Table (e.g., boron or indium) effective to impart a p-type conductivity in which holes are the majority carriers and dominate the electrical conductivity of the host semiconductor material.
- the extrinsic base layer 64 may comprise heavily-doped p-type semiconductor material.
- the material in the extrinsic base layer 64 is ultimately used to form an extrinsic base of the bipolar junction transistor 84 .
- the uneven topography of the underlying intrinsic base layer 22 is at least partially reproduced in the extrinsic base layer 64 on device region 16 so that the extrinsic base layer 64 has a raised region 65 that overlies the raised region 24 of the intrinsic base layer 22 .
- a guard ring 73 for the Schottky barrier diode 86 ( FIG. 10B ) is formed from the material of the extrinsic base layer 64 .
- the guard ring 73 is comprised of the semiconductor material of the extrinsic base layer 64 that forms on the portion 46 of the top surface 25 the device region 17 and directly contacts the top surface 25 .
- An inner sidewall 75 of the guard ring 73 surrounds the strip 62 of the base dielectric layer 32 and the overlying region of the hardmask layer 48 .
- the inner sidewall 75 constitutes a portion of an external surface 66 of the guard ring 73 .
- the guard ring 73 has a geometrical shape that reproduces the geometrical shape of the portion 46 of the top surface 25 in device region 17 . Similar to the portion 46 of the top surface 25 in device region 17 , the guard ring 73 may be substantially circular or may have a polygonal (e.g., rectangular) shape, although other closed geometrical shapes may be permitted. A top surface 77 of the guard ring 73 is elevated or raised above the top surface 25 of the device region 17 so that the surfaces 25 , 77 are in different planes separated by the height of the guard ring 73 .
- an insulating layer 70 is deposited that buries the sacrificial emitter pedestal 44 and the guard ring 73 .
- the insulating layer 70 may be comprised of a dielectric, which is an insulating material having a dielectric constant (e.g., permittivity) characteristic of a dielectric material.
- insulating layer 70 may be comprised of SiO 2 formed by plasma-enhanced CVD (PECVD) or another suitable deposition process.
- a top surface 72 of the insulating layer 70 is planarized using a chemical-mechanical polishing (CMP) process so that the top surface 72 is flat.
- CMP chemical-mechanical polishing
- the CMP process combines abrasion and dissolution to remove a thickness of the insulating layer 70 so that the non-planar topography of the top surface 72 from the presence of the sacrificial emitter pedestal 44 is reduced or eliminated, and the top surface 72 is flattened over device region 16 .
- the CMP process is controlled such that the sacrificial emitter pedestal 44 and guard ring 73 remain buried beneath the top surface 72 of the insulator layer 70 .
- an emitter window 74 is formed between the non-conductive spacers 56 .
- the emitter window 74 extends to the depth of the top surface 30 of intrinsic base layer 22 .
- the guard ring remains buried beneath the top surface 72 of the insulator layer 70 .
- the top surface 72 of insulating layer 70 is recessed relative to the sacrificial emitter pedestal 44 with an etching process, such as RIE.
- the recession of the insulating layer 70 exposes the cap 68 residing on the sacrificial layer 36 .
- the sacrificial layer 36 and the cap 68 are then removed from its position between the non-conductive spacers 56 on the sacrificial emitter pedestal 44 after the recess of the top surface 72 of the insulating layer 70 .
- Sacrificial layer 36 and cap 68 may be removed using dry etching process that is selective to the materials of base dielectric layer 32 , hardmask layer 48 , and non-conductive spacers 56 .
- the etching process stops upon reaching the top surface 34 of the base dielectric layer 32 .
- An etching process such as a hydrofluoric acid type procedure like a dilute hydrofluoric (DHF) or a buffered hydrofluoric (BHF) wet procedure, or a COR process is then applied to remove portions of the base dielectric layer 32 over the surface area between the non-conductive spacers 56 .
- the thickness of the insulating layer 70 is selected such that the guard ring 73 is not modified by the etching processes forming the emitter window 74 .
- an emitter 78 of the bipolar junction transistor 84 is formed in the emitter window 74 .
- the emitter 78 has a bottom surface that directly contacts the top surface 30 of the raised region 24 of intrinsic base layer 22 .
- the emitter 78 which is T-shaped, includes a head that protrudes out of the emitter window 74 and above the top surface 72 of insulating layer 70 .
- the non-conductive spacers 56 encircle or surround the emitter 78 for electrically isolating the emitter 78 from the extrinsic base layer 64 .
- the emitter 78 of the bipolar junction transistor 84 may be formed by depositing a layer comprised of a heavily-doped semiconductor material and then patterning the deposited layer using lithography and etching processes.
- the emitter 78 may be formed from polysilicon deposited by CVD or rapid thermal CVD (RTCVD) and in situ doped with a heavy concentration of a dopant, such as an impurities species from Group V of the Periodic Table (e.g., arsenic) to impart n-type conductivity.
- a dopant such as an impurities species from Group V of the Periodic Table (e.g., arsenic) to impart n-type conductivity.
- the heavy-doping level modifies the resistivity of the polysilicon and may be implemented by in situ doping that adds a dopant gas to the CVD reactant gases during the deposition process.
- the lithography process forming the emitter 78 from the layer of heavily-doped semiconductor material may utilize photoresist and photolithography to form an etch mask that protects only a strip of the heavily-doped semiconductor material spatially coincident with the emitter window 74 .
- An etching process that stops on the material of insulating layer 70 is selected to shape the emitter 78 from the protected strip of heavily-doped semiconductor material.
- the mask is subsequently stripped, which exposes the top surface 72 of insulating layer 70 surrounding the emitter 78 and over the device region 17 .
- the insulating layer 70 , the extrinsic base layer 64 , and the intrinsic base layer 22 may be patterned using conventional photolithography and etching processes to define an extrinsic base and an intrinsic base of the bipolar junction transistor 84 .
- the extrinsic base layer 64 is separated from the emitter 78 by the non-conductive spacers 56 . Sections of insulating layer 70 may be retained between the extrinsic base layer 64 and the emitter 78 .
- the insulating layer 70 , hardmask layer 48 , and base dielectric layer 32 are also removed from device region 17 .
- the insulating layer 70 , the extrinsic base layer 64 , and the intrinsic base layer 22 may be patterned using conventional photolithography and etching processes to define an extrinsic base and an intrinsic base of the bipolar junction transistor 84 .
- the extrinsic base layer 64 is separated from the emitter 78 by the non-conductive spacers 56 . Sections of insulating layer 70 may be retained between the extrinsic base and the emitter 78 .
- the insulating layer 70 , hardmask layer 48 , and base dielectric layer 32 are also trimmed by similar patterning. A surface area of the top surface 25 of the device region 17 is exposed that is peripherally inside the inner sidewall 75 of the guard ring 73
- a silicide layer 82 is formed on the top surface 25 of the device region 17 peripherally inside the inner sidewall 75 of the guard ring 73 , on the guard ring 73 , and on the extrinsic base layer 64 of the bipolar junction transistor 84 .
- the silicide layer 82 is formed by a silicidation process.
- a layer comprising a silicide-forming metal is deposited by, for example, a CVD process or a physical vapor deposition (PVD) process.
- the silicide-forming metal may be comprised of titanium (Ti), cobalt (Co), nickel (Ni), or another suitable refractory metal selected.
- An optional capping layer comprised of a metal nitride, such as titanium nitride (TiN) deposited by direct current (DC) sputtering or radio frequency (RF) sputtering, may be applied to the metal layer.
- Annealing steps are used to form a silicide phase comprising the silicide layer 82 where the silicide-forming metal has a contacting relationship with semiconductor material of the external surface 66 of guard ring 73 and a contacting relationship with the top surface 25 of device region 17 .
- Respective thin layers of the semiconductor material of the extrinsic base layer 64 and the semiconductor material of the device region 17 are consumed during the reaction forming the silicide phase.
- the silicide phase constituting silicide layer 82 may be characterized as a silicon-germanium silicide contingent upon the composition of extrinsic base layer 64 .
- a separate additive layer of silicon-containing material may be deposited on a top surface of the extrinsic base layer 64 and the top surface 25 of the device region 17 , before the metal layer is deposited, to provide additional semiconductor material for the silicide reaction.
- the metal and semiconductor material e.g., Si or SiGe
- the formation anneal is performed employing an ambient and a temperature known in the art to react the metal with semiconductor material.
- the silicidation process may be conducted in an inert gas ambient (e.g., a nitrogen atmosphere) and by heating at an annealing temperature contingent on the type of silicide using one or more rapid thermal annealing (RTA) steps.
- RTA rapid thermal annealing
- metal-rich silicides initially form and continue to grow until the metal is consumed. When the metal layer has been consumed, silicides of lower metal content begin to appear and can continue to grow by consuming the metal-rich silicides.
- any metal not converted into silicide and the optional capping layer may be removed with, for example, a selective wet chemical etch process.
- the silicide layer 82 may be subjected to another anneal process to form a lower-resistance phase for the specific type of silicide comprising silicide layer 82 .
- the temperature for the transformation anneal of the silicide layer 82 may be higher than the temperature of the formation anneal.
- the emitter 78 , intrinsic base layer 22 , and collector 18 of the bipolar junction transistor 84 are vertically arranged.
- the intrinsic base layer 22 is located vertically between the emitter 78 and the collector 18 .
- One p-n junction is defined at the interface between the emitter 78 and the intrinsic base layer 22 .
- Another p-n junction is defined at the interface between the collector 18 and the intrinsic base layer 22 .
- the portion of the silicide layer 82 in contact with the top surface 25 of device region 17 acts as an anode of the Schottky barrier diode 86 .
- a Schottky junction 88 of the Schottky barrier diode 86 is formed by the horizontal boundary between the silicide layer 82 and a cathode 80 defined by the nearby semiconductor material of the device region 17 beneath the silicide layer 82 .
- the optional impurity-doped region 21 may contribute to forming the cathode 80 .
- the Schottky junction 88 is defined proximate to, or at, the top surface 25 of the device region 17 and is contained within a plane that is substantially parallel to a plane containing the top surface 25 .
- the guard ring 73 is raised above the top surface 25 of the device region 17 and, in particular, the top surface 77 of the guard ring 73 projects above the Schottky junction 88 .
- the guard ring 73 functions to reduce leakage current of the Schottky barrier diode 86 at negative bias and high speed.
- Standard back-end-of-line (BEOL) processing follows, which includes formation of contacts and wiring for the local interconnect structure, and formation of dielectric layers, via plugs, and wiring for an interconnect structure coupled by the local interconnect wiring with the bipolar junction transistor 84 and Schottky barrier diode 86 , as well as other similar contacts for additional device structures such as CMOS transistors included in other circuitry fabricated on the substrate 10 .
- Other active and passive circuit elements, such as diodes, resistors, capacitors, varactors, and inductors, may be fabricated on substrate 10 and available for use in the BiCMOS integrated circuit.
- the Schottky barrier diode 86 requires only one additional mask that is shared with other devices, such as PIN diodes or high-voltage field-effect transistors.
- the one additional mask is used to open an area on the top surface 25 of the device region 17 following the deposition of the intrinsic base layer 22 .
- the guard ring 73 of the Schottky barrier diode 86 is formed from selectively grown semiconductor material (e.g., Si or SiGe) of the extrinsic base layer 64 .
- the bipolar junction transistor 84 is formed using device region 16 concurrently with the formation of the Schottky barrier diode 86 using device region 17 .
- the collector region 18 of the bipolar junction transistor 84 and the optional impurity-doped region 21 of the Schottky barrier diode 86 are concurrently formed using the respective device regions 16 , 17 with the same processes and the same masks.
- the extrinsic base of the bipolar junction transistor 84 and the guard ring 73 of the Schottky barrier diode 86 are concurrently by portions of the epitaxially-grown extrinsic base layer 64 formed on the respective device regions 16 , 17 .
- the device structure of the bipolar junction transistor 84 and Schottky barrier diode 86 may be replicated across different portions of the surface area of the substrate 10 .
- FIG. 11 shows a block diagram of an exemplary design flow 100 used for example, in semiconductor IC logic design, simulation, test, layout, and manufacture.
- Design flow 100 includes processes, machines and/or mechanisms for processing design structures or devices to generate logically or otherwise functionally equivalent representations of the design structures and/or devices described above and shown in FIGS. 10A , 10 B.
- the design structures processed and/or generated by design flow 100 may be encoded on machine-readable transmission or storage media to include data and/or instructions that when executed or otherwise processed on a data processing system generate a logically, structurally, mechanically, or otherwise functionally equivalent representation of hardware components, circuits, devices, or systems.
- Machines include, but are not limited to, any machine used in an IC design process, such as designing, manufacturing, or simulating a circuit, component, device, or system.
- machines may include: lithography machines, machines and/or equipment for generating masks (e.g., e-beam writers), computers or equipment for simulating design structures, any apparatus used in the manufacturing or test process, or any machines for programming functionally equivalent representations of the design structures into any medium (e.g., a machine for programming a programmable gate array).
- Design flow 100 may vary depending on the type of representation being designed. For example, a design flow 100 for building an application specific IC (ASIC) may differ from a design flow 100 for designing a standard component or from a design flow 100 for instantiating the design into a programmable array, for example a programmable gate array (PGA) or a field programmable gate array (FPGA) offered by Altera® Inc. or Xilinx® Inc.
- ASIC application specific IC
- PGA programmable gate array
- FPGA field programmable gate array
- FIG. 11 illustrates multiple such design structures including an input design structure 102 that is preferably processed by a design process 104 .
- Design structure 102 may be a logical simulation design structure generated and processed by design process 104 to produce a logically equivalent functional representation of a hardware device.
- Design structure 102 may also or alternatively comprise data and/or program instructions that when processed by design process 104 , generate a functional representation of the physical structure of a hardware device. Whether representing functional and/or structural design features, design structure 102 may be generated using electronic computer-aided design (ECAD) such as implemented by a core developer/designer.
- ECAD electronic computer-aided design
- design structure 102 When encoded on a machine-readable data transmission, gate array, or storage medium, design structure 102 may be accessed and processed by one or more hardware and/or software modules within design process 104 to simulate or otherwise functionally represent an electronic component, circuit, electronic or logic module, apparatus, device, or system such as those shown in FIGS. 10A , 10 B.
- design structure 102 may comprise files or other data structures including human and/or machine-readable source code, compiled structures, and computer-executable code structures that when processed by a design or simulation data processing system, functionally simulate or otherwise represent circuits or other levels of hardware logic design.
- Such data structures may include hardware-description language (HDL) design entities or other data structures conforming to and/or compatible with lower-level HDL design languages such as Verilog and VHDL, and/or higher level design languages such as C or C++.
- HDL hardware-description language
- Design process 104 preferably employs and incorporates hardware and/or software modules for synthesizing, translating, or otherwise processing a design/simulation functional equivalent of the components, circuits, devices, or logic structures shown in FIGS. 10A , 10 B to generate a netlist 106 which may contain design structures such as design structure 102 .
- Netlist 106 may comprise, for example, compiled or otherwise processed data structures representing a list of wires, discrete components, logic gates, control circuits, I/O devices, models, etc. that describes the connections to other elements and circuits in an integrated circuit design.
- Netlist 106 may be synthesized using an iterative process in which netlist 106 is resynthesized one or more times depending on design specifications and parameters for the device.
- netlist 106 may be recorded on a machine-readable data storage medium or programmed into a programmable gate array.
- the medium may be a non-volatile storage medium such as a magnetic or optical disk drive, a programmable gate array, a compact flash, or other flash memory. Additionally, or in the alternative, the medium may be a system or cache memory, buffer space, or electrically or optically conductive devices and materials on which data packets may be transmitted and intermediately stored via the Internet, or other networking suitable means.
- Design process 104 may include hardware and software modules for processing a variety of input data structure types including netlist 106 .
- data structure types may reside, for example, within library elements 108 and include a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32 nm, 45 nm, 84 nm, etc.).
- the data structure types may further include design specifications 110 , characterization data 112 , verification data 114 , design rules 116 , and test data files 118 which may include input test patterns, output test results, and other testing information.
- Design process 104 may further include, for example, standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc.
- standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc.
- One of ordinary skill in the art of mechanical design can appreciate the extent of possible mechanical design tools and applications used in design process 104 without deviating from the scope and spirit of the invention.
- Design process 104 may also include modules for performing standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc.
- Design process 104 employs and incorporates logic and physical design tools such as HDL compilers and simulation model build tools to process design structure 102 together with some or all of the depicted supporting data structures along with any additional mechanical design or data (if applicable), to generate a second design structure 120 .
- Design structure 120 resides on a storage medium or programmable gate array in a data format used for the exchange of data of mechanical devices and structures (e.g., information stored in an IGES, DXF, Parasolid XT, JT, DRG, or any other suitable format for storing or rendering such mechanical design structures).
- design structure 120 preferably comprises one or more files, data structures, or other computer-encoded data or instructions that reside on transmission or data storage media and that when processed by an ECAD system generate a logically or otherwise functionally equivalent form of one or more of the embodiments of the invention shown in FIGS. 10A , 10 B.
- design structure 120 may comprise a compiled, executable HDL simulation model that functionally simulates the devices shown in FIGS. 10A , 10 B.
- Design structure 120 may also employ a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g., information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design data structures).
- Design structure 120 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any other data required by a manufacturer or other designer/developer to produce a device or structure as described above and shown in FIGS. 10A , 10 B.
- Design structure 120 may then proceed to a stage 122 where, for example, design structure 120 : proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc.
- the method as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- references herein to terms such as “vertical”, “horizontal”, etc. are made by way of example, and not by way of limitation, to establish a frame of reference.
- the term “horizontal” as used herein is defined as a plane parallel to a conventional plane of a semiconductor substrate, regardless of its actual three-dimensional spatial orientation.
- the term “vertical” refers to a direction perpendicular to the horizontal, as just defined.
- the term “lateral” refers to a dimension within the horizontal plane.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Bipolar Transistors (AREA)
Abstract
Description
- The present invention relates to semiconductor device fabrication and, more specifically, to device structures for a Schottky barrier diode, fabrication methods for Schottky barrier diodes, and design structures for a Schottky barrier diode.
- Schottky barrier diodes are semiconductor diodes characterized by low forward voltage drop and fast switching action. A typical Schottky barrier diode features a conductor-semiconductor junction that provides rectifying characteristics, such as junction between highly-doped silicon and metal silicide layers. A Schottky barrier diode may include a guard ring that prevents excessive leakage current.
- To extend the capabilities of the technology, improved device structures, fabrication methods, and design structures are needed for Schottky barrier diodes.
- According to one embodiment of the present invention, a method is provided for fabricating a device structure. The method includes a Schottky barrier diode and forming a guard ring for a Schottky barrier diode with a selective epitaxial growth process.
- According to another embodiment of the present invention, a device structure includes a device region, a Schottky barrier diode, and a guard ring for the Schottky barrier diode. The device region is comprised of a first semiconductor material. The Schottky barrier diode has an anode on a top surface of the device region, a cathode in the device region, and a Schottky junction defined between the anode and cathode. The guard ring is comprised of a second semiconductor material having an epitaxial relationship with the first semiconductor material.
- According to another embodiment of the present invention, a design structure is provided that is readable by a machine used in design, manufacture, or simulation of an integrated circuit. The design structure includes a device region, a Schottky barrier diode, and a guard ring for the Schottky barrier diode. The device region is comprised of a first semiconductor material. The Schottky barrier diode has an anode on a top surface of the device region, a cathode in the device region, and a Schottky junction defined between the anode and cathode. The guard ring is comprised of a second semiconductor material having an epitaxial relationship with the first semiconductor material. The design structure may comprise a netlist. The design structure may also reside on storage medium as a data format used for the exchange of layout data of integrated circuits. The design structure may reside in a programmable gate array.
- The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate various embodiments of the invention and, together with a general description of the invention given above and the detailed description of the embodiments given below, serve to explain the embodiments of the invention.
-
FIG. 1A is a cross-sectional view of a portion of a substrate at an initial stage of a processing method for fabricating a bipolar junction transistor in accordance with an embodiment of the invention. -
FIG. 1B is a cross-sectional view similar toFIG. 1A of a different portion of the substrate at an initial stage of a processing method for fabricating a Schottky barrier diode in accordance with an embodiment of the invention. -
FIGS. 2A-10A and 2B-10B are cross-sectional views of the respective substrate portions shown inFIGS. 1A , 1B at successive subsequent fabrication stages of the processing method. -
FIG. 11 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test. - With reference to
FIGS. 1A , 1B and in accordance with an embodiment of the invention, asubstrate 10 includestrench isolation regions isolate device regions Device region 16 is used in the fabrication of a bipolar junction transistor 84 (FIG. 10A ).Device region 17 is used in the fabrication of a Schottky barrier diode 86 (FIG. 10B ). - The
substrate 10 may be any type of suitable bulk substrate comprising a semiconductor material suitable for forming an integrated circuit. For example, thesubstrate 10 may be a wafer comprised of a monocrystalline silicon-containing material, such as single crystal silicon wafer with a (100) crystal lattice orientation. The monocrystalline semiconductor material of thesubstrate 10 may contain a definite defect concentration and still be considered single crystal. The semiconductormaterial comprising substrate 10 may include an optional epitaxial layer on a bulk substrate, such as an epitaxial layer comprised of lightly-doped n-type semiconductor material that defines atop surface 25 and that covers an oppositely-doped bulk substrate. -
Trench isolation regions substrate 10, fill the trenches with dielectric, and planarize the layer relative to thetop surface 25 of thesubstrate 10 using a chemical mechanical polishing (CMP) process. The dielectric may be comprised of an oxide of silicon, such as densified tetraethylorthosilicate (TEOS) deposited by chemical vapor deposition (CVD) or a high-density plasma (HDP) oxide deposited with plasma assistance. - A
collector region 18 and asubcollector region 20 of thebipolar junction transistor 84 are present as impurity-doped regions in thedevice region 16. Similarly, impurity-dopedregions device region 17. Thecollector region 18,subcollector region 20, and impurity-dopedregions top surface 25 by introducing an electrically-active dopant, such as an impurity species from Group V of the Periodic Table (e.g., phosphorus (P), arsenic (As), or antimony (Sb)) effective to impart an n-type conductivity in which electrons are the majority carriers and dominate the electrical conductivity of the host semiconductor material. In one embodiment,collector region 18,subcollector region 20, and impurity-dopedregions collector region 18 and impurity-doped region 21 may each comprise a selectively implanted collector (SIC) formed by implanting an n-type dopant with selected dose and kinetic energy into the central part of thedevice regions subcollector region 20 and impurity dopedregion 23 may be formed by a high-current ion implantation followed by lengthy, high temperature thermal anneal process that dopes a thickness of thesubstrate 10 before the optional epitaxial layer is formed. During process steps subsequent to implantation, the dopant in thecollector region 18 may diffuse laterally and vertically such that substantially the entire central portion ofdevice region 16 becomes doped and continuous structurally is and electrically with thesubcollector region 20. Similarly, the dopant in the impurity-dopedregion 21 may also exhibit transport from diffusion similar to the dopant diffusion experienced by thecollector region 18 and become structurally and electrically continuous with the impurity dopedregion 23 as well as extend to thetop surface 25. - An
intrinsic base layer 22, which is comprised of a material suitable for forming an intrinsic base of thebipolar junction transistor 84, is deposited as a continuous additive layer on thetop surface 25 ofsubstrate 10 and, in particular on thetop surface 25 of thedevice region 16. In the representative embodiment, theintrinsic base layer 22 directly contacts thetop surface 25 of thedevice region 16 and a top surface of thetrench isolation regions intrinsic base layer 22 may be comprised of a semiconductor material, such as silicon-germanium (SiGe) including silicon (Si) and germanium (Ge) in an alloy with the silicon content ranging from 95 atomic percent to 50 atomic percent and the germanium content ranging from 5 atomic percent to 50 atomic percent. The germanium content of theintrinsic base layer 22 may be uniform or the germanium content ofintrinsic base layer 22 may be graded or stepped across the thickness ofintrinsic base layer 22. Alternatively, theintrinsic base layer 22 may be comprised of a different semiconductor material, such as silicon (Si). Theintrinsic base layer 22 may be doped with one or more impurity species, such as boron and/or carbon. -
Intrinsic base layer 22 may be formed using a low temperature epitaxial (LTE) growth process (typically at a growth temperature ranging from 400° C. to 850° C.). The epitaxial growth process is performed after thetrench isolation regions top surface 25 ofdevice region 16, and non-monocrystalline semiconductor material (e.g., polysilicon or polycrystalline SiGe) is deposited non-epitaxially onto the non-crystalline material of thetrench isolation regions 12 or regions (not shown) where polycrystalline semiconductor material already exists. - The non-selectivity of the growth process causes the
intrinsic base layer 22 to incorporate topography. Specifically, theintrinsic base layer 22 includes a raisedregion 24 above thedevice region 16, a non-raisedregion 26 surrounding the raisedregion 24, and afacet region 28 between the raisedregion 24 and the non-raisedregion 26. The raisedregion 24 of theintrinsic base layer 22 is comprised of monocrystalline semiconductor material and is laterally positioned in vertical alignment with thecollector region 18. A top surface of the raisedregion 24 is elevated relative to a plane containing thetop surface 25 of thedevice region 16. The raisedregion 24 is circumscribed by the shallowtrench isolation regions 12. - The
non-raised region 26 of theintrinsic base layer 22 is comprised of polycrystalline semiconductor material and overlies thetrench isolation regions 12 near the raisedregion 24. In the absence of epitaxial seeding over thetrench isolation regions 12, thenon-raised region 26 forms with a low growth rate outside of thedevice region 16. Thefacet region 28 of theintrinsic base layer 22 may be comprised of monocrystalline material transitioning to polycrystalline material. The thickness of theintrinsic base layer 22 may range from about 10 nm to about 600 nm with the largest layer thickness in the raisedregion 24 and the layer thickness of thenon-raised region 26 less than the layer thickness of the raisedregion 24. The layer thicknesses herein are evaluated in a direction normal to thetop surface 25 ofsubstrate 10. - The
intrinsic base layer 22 also forms ondevice region 17 and may be separated from thetop surface 25 by one or more intervening layers (not shown). For example, thetop surface 25 ofdevice region 17 may be optionally covered by a thin layer of silicon dioxide (SiO2) and an overlying polysilicon layer. Theintrinsic base layer 22 and any other layers are removed from thetop surface 25 of thedevice region 17 so thatdevice region 17 is free of a layer of the semiconductor material constituting theintrinsic base layer 22. In particular, theintrinsic base layer 22 ondevice region 16 is masked and the semiconductor material of theintrinsic base layer 22 is removed fromdevice region 17 using photolithography and an etching process. To that end, a patterned mask layer (not shown) is applied with an opening that exposes the semiconductor material of theintrinsic base layer 22 located on thedevice region 17. In one embodiment, the mask layer may be a photoresist layer comprised of a sacrificial organic material applied by spin coating and pre-baked. The photolithography process entails exposing the photoresist layer to radiation imaged through a photomask, baking, and developing the resultant latent feature pattern in the exposed resist to define the opening exposing the semiconductor material of theintrinsic base layer 22 located on thedevice region 17. An etching process, such as a reactive-ion etching (RIE) process is used to remove the semiconductor material of theintrinsic base layer 22 from thedevice region 17. This exposes thetop surface 25 of thedevice region 17. - A
base dielectric layer 32 is formed on atop surface 30 ofintrinsic base layer 22 and, in the representative embodiment, directly contacts thetop surface 30. In device region 16 (FIG. 1A ), thebase dielectric layer 32 reproduces the topography of the underlyingintrinsic base layer 22. Thebase dielectric layer 32 is also formed on thetop surface 25 of thedevice region 17 and may merge with any preexisting dielectric layer (e.g., SiO2). Thebase dielectric layer 32 may be an insulating material with a dielectric constant (e.g., a permittivity) characteristic of a dielectric. In one embodiment, thebase dielectric layer 32 may be a high temperature oxide (HTO) deposited using rapid thermal process (RTP) at temperatures of 500° C. or higher, and may be comprised of an oxide of silicon, such as SiO2 having a nominal dielectric constant of 3.9. Alternatively, if thebase dielectric layer 32 is comprised of oxide, the material ofbase dielectric layer 32 may be deposited by a different deposition process, by thermal oxidation of silicon (e.g, oxidation at high pressure with steam (HIPOX)), or by a combination of oxide formation techniques known to those of ordinary skill in the art. - A
sacrificial layer stack 31 includingsacrificial layers Sacrificial layer 36 is deposited on atop surface 34 ofbase dielectric layer 32 and directly contacts thetop surface 34.Sacrificial layer 40, which is optional, is deposited on atop surface 38 ofsacrificial layer 36. Thesacrificial layers intrinsic base layer 22 indevice region 16. Thesacrificial layer stack 31 is also formed on thetop surface 25 of thedevice region 17 and is separated from thetop surface 25 by thebase dielectric layer 32. -
Sacrificial layer 36 may be comprised of a material with a different etching selectivity than the material of the underlyingbase dielectric layer 32. In one embodiment,sacrificial layer 36 may be comprised of polycrystalline silicon (e.g., polysilicon) deposited by a conventional deposition process such as low pressure chemical vapor phase deposition (LPCVD) using either silane or disilane as a silicon source or physical vapor deposition (PVD).Sacrificial layer 40 may be comprised of a dielectric material with a different etching selectivity than the material of the underlyingsacrificial layer 36. In one embodiment,sacrificial layer 40 may be comprised of SiO2 deposited by CVD or another suitable deposition process. - With reference to
FIGS. 2A , 2B in which like reference numerals refer to like features inFIGS. 1A , 1B and at a subsequent fabrication stage, thesacrificial layers sacrificial layer stack 31 are patterned using photolithography and etching processes to define sacrificial mandrels in the form of asacrificial emitter pedestal 44. To that end, thesacrificial layer stack 31 is masked with a patterned mask layer (not shown). In one embodiment, the mask layer may be a photoresist layer comprised of a sacrificial organic material applied to thetop surface 42 ofsacrificial layer 40 by spin coating and pre-baked. The photolithography process entails exposing the photoresist layer to radiation imaged through a photomask, baking, and developing the resultant latent feature pattern in the exposed resist to define residual areas of photoresist that mask portions ofsacrificial layer stack 31. In particular, the mask includes a resist strip covering a surface area on atop surface 42 ofsacrificial layer 40 at the intended location of thesacrificial emitter pedestal 44. - An etching process, such as a reactive-ion etching (RIE) process, is used to remove regions of
sacrificial layers sacrificial layer 40 and stop on the material ofsacrificial layer 36. The etch chemistry may be changed to remove unprotected regions of the underlyingsacrificial layer 36 and stop on the material ofbase dielectric layer 32. Alternatively, a simpler etch chemistry might be used that includes fewer etch steps and removes bothsacrificial layers top surface 34 ofbase dielectric layer 32 is exposed indevice region 17 aside from the portion of thetop surface 34 covered by thesacrificial emitter pedestal 44. - With reference to
FIGS. 3A , 3B in which like reference numerals refer to like features inFIGS. 2A , 2B and at a subsequent fabrication stage, ahardmask layer 48 is formed ondevice regions hardmask layer 48 may be a conformal blanket layer with a thickness that is independent of the topography of underlying features, such as thesacrificial emitter pedestal 44.Hardmask layer 48 may be comprised of a dielectric material with a different etching selectivity than the underlyingbase dielectric layer 32. In one embodiment,hardmask layer 48 may be comprised of silicon nitride (Si3N4) deposited using CVD. Alternatively, the material ofhardmask layer 48 may be deposited by another suitable deposition process. - After hardmask
layer 48 is deposited, a resistlayer 50 comprised of a radiation-sensitive organic material is applied to atop surface 49 ofhardmask layer 48 by spin coating, pre-baked, exposed to radiation to impart a latent image of apattern including windows Windows layer 50. - With reference to
FIGS. 4A , 4B in which like reference numerals refer to like features inFIGS. 3A , 3B and at a subsequent fabrication stage, an etching process, such as a directional anisotropic etching process like RIE that preferentially removes dielectric material from horizontal surfaces, may be used to remove portions of thehardmask layer 48 in regions unmasked by the resist layer 50 (FIGS. 3A , 3B). The etching process also etches thehardmask layer 48 to formnon-conductive spacers 56 on the sidewalls of thesacrificial emitter pedestal 44. Thenon-conductive spacers 56 surround the sidewalls of thesacrificial emitter pedestal 44. In one embodiment, the etching process is selected with an etch chemistry that selectively removes Si3N4 inhardmask layer 48 relative to SiO2 in thebase dielectric layer 32. Following the etching process, the resistlayer 50 is removed by oxygen plasma ashing and/or wet chemical stripping. - An opening surrounded by an
interior edge 47 is defined by the etching process in thehardmask layer 48 at the location of window 52 (FIG. 3A ) and extends through thehardmask layer 48 to thetop surface 34 ofbase dielectric layer 32. Another opening with aninterior edge 71 is defined in thehardmask layer 48 at the location of window 54 (FIG. 3B ) and extends totop surface 34 ofbase dielectric layer 32. Astrip 62 of thebase dielectric layer 32 is peripherally inside theinterior edge 71 and is covered by a region of thehardmask layer 48 having anexterior edge 69. - With reference to
FIGS. 5A , 5B in which like reference numerals refer to like features inFIGS. 4A , 4B and at a subsequent fabrication stage, regions of thebase dielectric layer 32 that are not masked by the patternedhardmask layer 48 are selectively removed by an etching process that stops on the material constitutingintrinsic base layer 22. Thesacrificial emitter pedestal 44 andnon-conductive spacers 56 also mask a surface area of thebase dielectric layer 32 indevice region 16. - The etching process exposed a portion of the
top surface 30 ofintrinsic base layer 22 indevice region 16 between theinterior edge 47 of the opening in thehardmask layer 48 and thenon-conductive spacers 56 on thesacrificial emitter pedestal 44. This portion of thetop surface 30 is an intended location for theextrinsic base layer 64 of thebipolar junction transistor 84. The etching process exposes aportion 46 of thetop surface 25 ofdevice region 17 between the exterior andinterior edges hardmask layer 48. This portion of thetop surface 25 is positioned at an intended location for the guard ring 73. Theportion 46 of thetop surface 25 is a closed geometrical shape, such as a ring shape or a rectangular shape, that surrounds the surface area of thetop surface 25 of thedevice region 17 masked by the overlying region of the patternedhardmask layer 48. - In one embodiment, the etching process may be chemical oxide removal (COR) that removes the material of
base dielectric layer 32, if comprised of SiO2, with minimal undercut beneath thenon-conductive spacers 56. A COR process utilizes a vapor or, more preferably, a mixture flow of hydrogen fluoride (HF) and ammonia (NH3) in a ratio of 1:10 to 10:1 and may be performed at low pressures (e.g., of about 1 mTorr to about 100 mTorr) and room temperature. The COR process may be performed in situ in the deposition chamber or may be performed in an independent chamber.Sacrificial layer 40 is also removed, or optionally only partially removed, from thesacrificial layer stack 31 by the etching process. An optional hydrofluoric acid chemical cleaning procedure may follow the COR process. - With reference to
FIGS. 6A , 6B in which like reference numerals refer to like features inFIGS. 5A , 5B and at a subsequent fabrication stage, anextrinsic base layer 64 is formed on the portions of thetop surface 30 ofintrinsic base layer 22 indevice region 16 and theportion 46 of thetop surface 25 of thedevice region 17 that are not covered by the patternedhardmask layer 48. In the representative embodiment, theextrinsic base layer 64 directly contacts the respectivetop surfaces cap 68 comprised of the material of theextrinsic base layer 64 are formed on top of thesacrificial layer 36 betweennon-conductive spacers 56. The material of theextrinsic base layer 64 does not form onhardmask layer 48 or on thenon-conductive spacers 56. - In one embodiment, the
extrinsic base layer 64 may be comprised of a semiconductor material (e.g., silicon or SiGe) formed by a selective epitaxial growth (SEG) deposition process. If comprised of SiGe, the concentration of Ge may have a graded or an abrupt profile if theextrinsic base layer 64 is comprised of SiGe, and may include additional layers, such as a Si cap. Epitaxial growth is a process by which a layer of single-crystal material, i.e., theextrinsic base layer 64, is deposited on a single-crystal substrate (i.e., theintrinsic base layer 22 and the device region 17) and in which the crystallographic structure of the single-crystal substrate is reproduced in thelayer 64. If the chemical composition of theextrinsic base layer 64 differs from the chemical composition of theintrinsic base layer 22 and/or thedevice region 17, then a lattice constant mismatch may be present between the epitaxial material of theextrinsic base layer 64 and theintrinsic base layer 22 and/or thedevice region 17. - In an SEG deposition process, nucleation of the constituent semiconductor material is suppressed on insulators, such as on the
top surface 49 of thehardmask layer 48 and on thenon-conductive spacers 56. The selectivity of the SEG deposition process forming theextrinsic base layer 64 may be provided by an etchant, such as hydrogen chloride (HCl), in the reactant stream supplied to the SEG reaction chamber or by the germanium source, such as germane (GeH4) or digermane (Ge2H6), supplied to the SEG reaction chamber. If theextrinsic base layer 64 does not contain germanium, then a separate etchant may be supplied to the SEG reaction chamber to provide the requisite selectivity. If theextrinsic base layer 64 contains germanium formed using a germanium source gas, the provision of an additional etchant to the SEG reaction chamber is optional. - The
extrinsic base layer 64 may be in situ doped during deposition with a concentration of a dopant, such as an impurity species from Group III of the Periodic Table (e.g., boron or indium) effective to impart a p-type conductivity in which holes are the majority carriers and dominate the electrical conductivity of the host semiconductor material. Theextrinsic base layer 64 may comprise heavily-doped p-type semiconductor material. - In
device region 16, the material in theextrinsic base layer 64 is ultimately used to form an extrinsic base of thebipolar junction transistor 84. The uneven topography of the underlyingintrinsic base layer 22 is at least partially reproduced in theextrinsic base layer 64 ondevice region 16 so that theextrinsic base layer 64 has a raisedregion 65 that overlies the raisedregion 24 of theintrinsic base layer 22. - In
device region 17, a guard ring 73 for the Schottky barrier diode 86 (FIG. 10B ) is formed from the material of theextrinsic base layer 64. The guard ring 73 is comprised of the semiconductor material of theextrinsic base layer 64 that forms on theportion 46 of thetop surface 25 thedevice region 17 and directly contacts thetop surface 25. Aninner sidewall 75 of the guard ring 73 surrounds thestrip 62 of thebase dielectric layer 32 and the overlying region of thehardmask layer 48. Theinner sidewall 75 constitutes a portion of anexternal surface 66 of the guard ring 73. The guard ring 73 has a geometrical shape that reproduces the geometrical shape of theportion 46 of thetop surface 25 indevice region 17. Similar to theportion 46 of thetop surface 25 indevice region 17, the guard ring 73 may be substantially circular or may have a polygonal (e.g., rectangular) shape, although other closed geometrical shapes may be permitted. Atop surface 77 of the guard ring 73 is elevated or raised above thetop surface 25 of thedevice region 17 so that thesurfaces - With reference to
FIGS. 7A , 7B in which like reference numerals refer to like features inFIGS. 6A , 6B and at a subsequent fabrication stage, an insulatinglayer 70 is deposited that buries thesacrificial emitter pedestal 44 and the guard ring 73. The insulatinglayer 70 may be comprised of a dielectric, which is an insulating material having a dielectric constant (e.g., permittivity) characteristic of a dielectric material. In one embodiment, insulatinglayer 70 may be comprised of SiO2 formed by plasma-enhanced CVD (PECVD) or another suitable deposition process. Atop surface 72 of the insulatinglayer 70 is planarized using a chemical-mechanical polishing (CMP) process so that thetop surface 72 is flat. The CMP process combines abrasion and dissolution to remove a thickness of the insulatinglayer 70 so that the non-planar topography of thetop surface 72 from the presence of thesacrificial emitter pedestal 44 is reduced or eliminated, and thetop surface 72 is flattened overdevice region 16. The CMP process is controlled such that thesacrificial emitter pedestal 44 and guard ring 73 remain buried beneath thetop surface 72 of theinsulator layer 70. - With reference to
FIGS. 8A , 8B in which like reference numerals refer to like features inFIGS. 7A , 7B and at a subsequent fabrication stage, anemitter window 74 is formed between thenon-conductive spacers 56. Theemitter window 74 extends to the depth of thetop surface 30 ofintrinsic base layer 22. During the formation of theemitter window 74, the guard ring remains buried beneath thetop surface 72 of theinsulator layer 70. - To form the
emitter window 74, thetop surface 72 of insulatinglayer 70 is recessed relative to thesacrificial emitter pedestal 44 with an etching process, such as RIE. The recession of the insulatinglayer 70 exposes thecap 68 residing on thesacrificial layer 36. Thesacrificial layer 36 and thecap 68 are then removed from its position between thenon-conductive spacers 56 on thesacrificial emitter pedestal 44 after the recess of thetop surface 72 of the insulatinglayer 70.Sacrificial layer 36 andcap 68 may be removed using dry etching process that is selective to the materials ofbase dielectric layer 32,hardmask layer 48, andnon-conductive spacers 56. The etching process stops upon reaching thetop surface 34 of thebase dielectric layer 32. An etching process such as a hydrofluoric acid type procedure like a dilute hydrofluoric (DHF) or a buffered hydrofluoric (BHF) wet procedure, or a COR process is then applied to remove portions of thebase dielectric layer 32 over the surface area between thenon-conductive spacers 56. The thickness of the insulatinglayer 70 is selected such that the guard ring 73 is not modified by the etching processes forming theemitter window 74. - With reference to
FIGS. 9A , 9B in which like reference numerals refer to like features inFIGS. 8A , 8B and at a subsequent fabrication stage, anemitter 78 of thebipolar junction transistor 84 is formed in theemitter window 74. Theemitter 78 has a bottom surface that directly contacts thetop surface 30 of the raisedregion 24 ofintrinsic base layer 22. Theemitter 78, which is T-shaped, includes a head that protrudes out of theemitter window 74 and above thetop surface 72 of insulatinglayer 70. Thenon-conductive spacers 56 encircle or surround theemitter 78 for electrically isolating theemitter 78 from theextrinsic base layer 64. - The
emitter 78 of thebipolar junction transistor 84 may be formed by depositing a layer comprised of a heavily-doped semiconductor material and then patterning the deposited layer using lithography and etching processes. For example, theemitter 78 may be formed from polysilicon deposited by CVD or rapid thermal CVD (RTCVD) and in situ doped with a heavy concentration of a dopant, such as an impurities species from Group V of the Periodic Table (e.g., arsenic) to impart n-type conductivity. The heavy-doping level modifies the resistivity of the polysilicon and may be implemented by in situ doping that adds a dopant gas to the CVD reactant gases during the deposition process. - The lithography process forming the
emitter 78 from the layer of heavily-doped semiconductor material may utilize photoresist and photolithography to form an etch mask that protects only a strip of the heavily-doped semiconductor material spatially coincident with theemitter window 74. An etching process that stops on the material of insulatinglayer 70 is selected to shape theemitter 78 from the protected strip of heavily-doped semiconductor material. The mask is subsequently stripped, which exposes thetop surface 72 of insulatinglayer 70 surrounding theemitter 78 and over thedevice region 17. - The insulating
layer 70, theextrinsic base layer 64, and theintrinsic base layer 22 may be patterned using conventional photolithography and etching processes to define an extrinsic base and an intrinsic base of thebipolar junction transistor 84. Theextrinsic base layer 64 is separated from theemitter 78 by thenon-conductive spacers 56. Sections of insulatinglayer 70 may be retained between theextrinsic base layer 64 and theemitter 78. The insulatinglayer 70,hardmask layer 48, andbase dielectric layer 32 are also removed fromdevice region 17. - The insulating
layer 70, theextrinsic base layer 64, and theintrinsic base layer 22 may be patterned using conventional photolithography and etching processes to define an extrinsic base and an intrinsic base of thebipolar junction transistor 84. Theextrinsic base layer 64 is separated from theemitter 78 by thenon-conductive spacers 56. Sections of insulatinglayer 70 may be retained between the extrinsic base and theemitter 78. The insulatinglayer 70,hardmask layer 48, andbase dielectric layer 32 are also trimmed by similar patterning. A surface area of thetop surface 25 of thedevice region 17 is exposed that is peripherally inside theinner sidewall 75 of the guard ring 73 - With reference to
FIGS. 10A , 10B in which like reference numerals refer to like features inFIGS. 9A , 9B and at a subsequent fabrication stage, asilicide layer 82 is formed on thetop surface 25 of thedevice region 17 peripherally inside theinner sidewall 75 of the guard ring 73, on the guard ring 73, and on theextrinsic base layer 64 of thebipolar junction transistor 84. Thesilicide layer 82 is formed by a silicidation process. To that end, a layer comprising a silicide-forming metal is deposited by, for example, a CVD process or a physical vapor deposition (PVD) process. The silicide-forming metal may be comprised of titanium (Ti), cobalt (Co), nickel (Ni), or another suitable refractory metal selected. An optional capping layer comprised of a metal nitride, such as titanium nitride (TiN) deposited by direct current (DC) sputtering or radio frequency (RF) sputtering, may be applied to the metal layer. - Annealing steps are used to form a silicide phase comprising the
silicide layer 82 where the silicide-forming metal has a contacting relationship with semiconductor material of theexternal surface 66 of guard ring 73 and a contacting relationship with thetop surface 25 ofdevice region 17. Respective thin layers of the semiconductor material of theextrinsic base layer 64 and the semiconductor material of thedevice region 17 are consumed during the reaction forming the silicide phase. The silicide phase constitutingsilicide layer 82 may be characterized as a silicon-germanium silicide contingent upon the composition ofextrinsic base layer 64. In an alternative embodiment, a separate additive layer of silicon-containing material may be deposited on a top surface of theextrinsic base layer 64 and thetop surface 25 of thedevice region 17, before the metal layer is deposited, to provide additional semiconductor material for the silicide reaction. - In a representative silicidation process, the metal and semiconductor material (e.g., Si or SiGe) are thermally reacted to form an intermediate silicide material. The formation anneal is performed employing an ambient and a temperature known in the art to react the metal with semiconductor material. For example, the silicidation process may be conducted in an inert gas ambient (e.g., a nitrogen atmosphere) and by heating at an annealing temperature contingent on the type of silicide using one or more rapid thermal annealing (RTA) steps.
- In a formation anneal of a silicidation process, metal-rich silicides initially form and continue to grow until the metal is consumed. When the metal layer has been consumed, silicides of lower metal content begin to appear and can continue to grow by consuming the metal-rich silicides. Following the formation anneal, any metal not converted into silicide and the optional capping layer may be removed with, for example, a selective wet chemical etch process. After the unconverted metal and optional capping layer are removed, the
silicide layer 82 may be subjected to another anneal process to form a lower-resistance phase for the specific type of silicide comprisingsilicide layer 82. The temperature for the transformation anneal of thesilicide layer 82 may be higher than the temperature of the formation anneal. - The
emitter 78,intrinsic base layer 22, andcollector 18 of thebipolar junction transistor 84 are vertically arranged. Theintrinsic base layer 22 is located vertically between theemitter 78 and thecollector 18. One p-n junction is defined at the interface between theemitter 78 and theintrinsic base layer 22. Another p-n junction is defined at the interface between thecollector 18 and theintrinsic base layer 22. - The portion of the
silicide layer 82 in contact with thetop surface 25 ofdevice region 17 acts as an anode of the Schottky barrier diode 86. ASchottky junction 88 of the Schottky barrier diode 86 is formed by the horizontal boundary between thesilicide layer 82 and acathode 80 defined by the nearby semiconductor material of thedevice region 17 beneath thesilicide layer 82. The optional impurity-dopedregion 21 may contribute to forming thecathode 80. TheSchottky junction 88 is defined proximate to, or at, thetop surface 25 of thedevice region 17 and is contained within a plane that is substantially parallel to a plane containing thetop surface 25. The guard ring 73 is raised above thetop surface 25 of thedevice region 17 and, in particular, thetop surface 77 of the guard ring 73 projects above theSchottky junction 88. The guard ring 73 functions to reduce leakage current of the Schottky barrier diode 86 at negative bias and high speed. - Standard back-end-of-line (BEOL) processing follows, which includes formation of contacts and wiring for the local interconnect structure, and formation of dielectric layers, via plugs, and wiring for an interconnect structure coupled by the local interconnect wiring with the
bipolar junction transistor 84 and Schottky barrier diode 86, as well as other similar contacts for additional device structures such as CMOS transistors included in other circuitry fabricated on thesubstrate 10. Other active and passive circuit elements, such as diodes, resistors, capacitors, varactors, and inductors, may be fabricated onsubstrate 10 and available for use in the BiCMOS integrated circuit. - Fabrication of the Schottky barrier diode 86 requires only one additional mask that is shared with other devices, such as PIN diodes or high-voltage field-effect transistors. The one additional mask is used to open an area on the
top surface 25 of thedevice region 17 following the deposition of theintrinsic base layer 22. The guard ring 73 of the Schottky barrier diode 86 is formed from selectively grown semiconductor material (e.g., Si or SiGe) of theextrinsic base layer 64. - The
bipolar junction transistor 84 is formed usingdevice region 16 concurrently with the formation of the Schottky barrier diode 86 usingdevice region 17. Thecollector region 18 of thebipolar junction transistor 84 and the optional impurity-dopedregion 21 of the Schottky barrier diode 86 are concurrently formed using therespective device regions bipolar junction transistor 84 and the guard ring 73 of the Schottky barrier diode 86 are concurrently by portions of the epitaxially-grownextrinsic base layer 64 formed on therespective device regions bipolar junction transistor 84 and Schottky barrier diode 86 may be replicated across different portions of the surface area of thesubstrate 10. -
FIG. 11 shows a block diagram of anexemplary design flow 100 used for example, in semiconductor IC logic design, simulation, test, layout, and manufacture.Design flow 100 includes processes, machines and/or mechanisms for processing design structures or devices to generate logically or otherwise functionally equivalent representations of the design structures and/or devices described above and shown inFIGS. 10A , 10B. The design structures processed and/or generated bydesign flow 100 may be encoded on machine-readable transmission or storage media to include data and/or instructions that when executed or otherwise processed on a data processing system generate a logically, structurally, mechanically, or otherwise functionally equivalent representation of hardware components, circuits, devices, or systems. Machines include, but are not limited to, any machine used in an IC design process, such as designing, manufacturing, or simulating a circuit, component, device, or system. For example, machines may include: lithography machines, machines and/or equipment for generating masks (e.g., e-beam writers), computers or equipment for simulating design structures, any apparatus used in the manufacturing or test process, or any machines for programming functionally equivalent representations of the design structures into any medium (e.g., a machine for programming a programmable gate array). -
Design flow 100 may vary depending on the type of representation being designed. For example, adesign flow 100 for building an application specific IC (ASIC) may differ from adesign flow 100 for designing a standard component or from adesign flow 100 for instantiating the design into a programmable array, for example a programmable gate array (PGA) or a field programmable gate array (FPGA) offered by Altera® Inc. or Xilinx® Inc. -
FIG. 11 illustrates multiple such design structures including aninput design structure 102 that is preferably processed by adesign process 104.Design structure 102 may be a logical simulation design structure generated and processed bydesign process 104 to produce a logically equivalent functional representation of a hardware device.Design structure 102 may also or alternatively comprise data and/or program instructions that when processed bydesign process 104, generate a functional representation of the physical structure of a hardware device. Whether representing functional and/or structural design features,design structure 102 may be generated using electronic computer-aided design (ECAD) such as implemented by a core developer/designer. When encoded on a machine-readable data transmission, gate array, or storage medium,design structure 102 may be accessed and processed by one or more hardware and/or software modules withindesign process 104 to simulate or otherwise functionally represent an electronic component, circuit, electronic or logic module, apparatus, device, or system such as those shown inFIGS. 10A , 10B. As such,design structure 102 may comprise files or other data structures including human and/or machine-readable source code, compiled structures, and computer-executable code structures that when processed by a design or simulation data processing system, functionally simulate or otherwise represent circuits or other levels of hardware logic design. Such data structures may include hardware-description language (HDL) design entities or other data structures conforming to and/or compatible with lower-level HDL design languages such as Verilog and VHDL, and/or higher level design languages such as C or C++. -
Design process 104 preferably employs and incorporates hardware and/or software modules for synthesizing, translating, or otherwise processing a design/simulation functional equivalent of the components, circuits, devices, or logic structures shown inFIGS. 10A , 10B to generate anetlist 106 which may contain design structures such asdesign structure 102.Netlist 106 may comprise, for example, compiled or otherwise processed data structures representing a list of wires, discrete components, logic gates, control circuits, I/O devices, models, etc. that describes the connections to other elements and circuits in an integrated circuit design.Netlist 106 may be synthesized using an iterative process in which netlist 106 is resynthesized one or more times depending on design specifications and parameters for the device. As with other design structure types described herein,netlist 106 may be recorded on a machine-readable data storage medium or programmed into a programmable gate array. The medium may be a non-volatile storage medium such as a magnetic or optical disk drive, a programmable gate array, a compact flash, or other flash memory. Additionally, or in the alternative, the medium may be a system or cache memory, buffer space, or electrically or optically conductive devices and materials on which data packets may be transmitted and intermediately stored via the Internet, or other networking suitable means. -
Design process 104 may include hardware and software modules for processing a variety of input data structuretypes including netlist 106. Such data structure types may reside, for example, withinlibrary elements 108 and include a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32 nm, 45 nm, 84 nm, etc.). The data structure types may further includedesign specifications 110,characterization data 112,verification data 114,design rules 116, and test data files 118 which may include input test patterns, output test results, and other testing information.Design process 104 may further include, for example, standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc. One of ordinary skill in the art of mechanical design can appreciate the extent of possible mechanical design tools and applications used indesign process 104 without deviating from the scope and spirit of the invention.Design process 104 may also include modules for performing standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc. -
Design process 104 employs and incorporates logic and physical design tools such as HDL compilers and simulation model build tools to processdesign structure 102 together with some or all of the depicted supporting data structures along with any additional mechanical design or data (if applicable), to generate asecond design structure 120.Design structure 120 resides on a storage medium or programmable gate array in a data format used for the exchange of data of mechanical devices and structures (e.g., information stored in an IGES, DXF, Parasolid XT, JT, DRG, or any other suitable format for storing or rendering such mechanical design structures). Similar to designstructure 102,design structure 120 preferably comprises one or more files, data structures, or other computer-encoded data or instructions that reside on transmission or data storage media and that when processed by an ECAD system generate a logically or otherwise functionally equivalent form of one or more of the embodiments of the invention shown inFIGS. 10A , 10B. In one embodiment,design structure 120 may comprise a compiled, executable HDL simulation model that functionally simulates the devices shown inFIGS. 10A , 10B. -
Design structure 120 may also employ a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g., information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design data structures).Design structure 120 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any other data required by a manufacturer or other designer/developer to produce a device or structure as described above and shown inFIGS. 10A , 10B.Design structure 120 may then proceed to astage 122 where, for example, design structure 120: proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc. - The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- References herein to terms such as “vertical”, “horizontal”, etc. are made by way of example, and not by way of limitation, to establish a frame of reference. The term “horizontal” as used herein is defined as a plane parallel to a conventional plane of a semiconductor substrate, regardless of its actual three-dimensional spatial orientation. The term “vertical” refers to a direction perpendicular to the horizontal, as just defined. The term “lateral” refers to a dimension within the horizontal plane.
- It will be understood that when an element is described as being “connected” or “coupled” to or with another element, it can be directly connected or coupled with the other element or, instead, one or more intervening elements may be present. In contrast, when an element is described as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. When an element is described as being “indirectly connected” or “indirectly coupled” to another element, there is at least one intervening element present.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/323,502 US20140312453A1 (en) | 2011-11-11 | 2014-07-03 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/294,760 US8871600B2 (en) | 2011-11-11 | 2011-11-11 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
US14/323,502 US20140312453A1 (en) | 2011-11-11 | 2014-07-03 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/294,760 Division US8871600B2 (en) | 2011-11-11 | 2011-11-11 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140312453A1 true US20140312453A1 (en) | 2014-10-23 |
Family
ID=48279794
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/294,760 Expired - Fee Related US8871600B2 (en) | 2011-11-11 | 2011-11-11 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
US14/323,502 Abandoned US20140312453A1 (en) | 2011-11-11 | 2014-07-03 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/294,760 Expired - Fee Related US8871600B2 (en) | 2011-11-11 | 2011-11-11 | Schottky barrier diodes with a guard ring formed by selective epitaxy |
Country Status (1)
Country | Link |
---|---|
US (2) | US8871600B2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9755018B2 (en) * | 2011-12-12 | 2017-09-05 | Cree, Inc. | Bipolar junction transistor structure for reduced current crowding |
JP6048578B2 (en) * | 2013-04-19 | 2016-12-21 | 富士通株式会社 | Semiconductor light receiving element and manufacturing method thereof |
FR3052291B1 (en) * | 2016-06-03 | 2018-11-23 | Stmicroelectronics (Rousset) Sas | METHOD FOR MANUFACTURING A DIODE NETWORK, IN PARTICULAR FOR A NONVOLATILE MEMORY, AND CORRESPONDING DEVICE. |
JP6887307B2 (en) * | 2017-05-19 | 2021-06-16 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor devices |
CN109273373A (en) * | 2017-07-18 | 2019-01-25 | 联华电子股份有限公司 | The production method for being electrically connected the silicon cobalt substrate of capacitor plug |
CN111725318B (en) * | 2020-06-18 | 2024-04-09 | 湖南国芯半导体科技有限公司 | Cell structure of power semiconductor device and manufacturing method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100230774A1 (en) * | 2009-03-10 | 2010-09-16 | Micrel, Inc. | Diode Having High Breakdown Voltage and Low on-Resistance |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3820235A (en) | 1973-05-21 | 1974-06-28 | Philco Ford Corp | Guard ring structure for microwave schottky diode |
US4742377A (en) | 1985-02-21 | 1988-05-03 | General Instrument Corporation | Schottky barrier device with doped composite guard ring |
US5225359A (en) | 1990-08-17 | 1993-07-06 | National Semiconductor Corporation | Method of fabricating Schottky barrier diodes and Schottky barrier diode-clamped transistors |
JP3779366B2 (en) | 1996-02-21 | 2006-05-24 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US6118161A (en) | 1997-04-30 | 2000-09-12 | Texas Instruments Incorporated | Self-aligned trenched-channel lateral-current-flow transistor |
WO1999012188A2 (en) | 1997-09-03 | 1999-03-11 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device with a schottky junction |
JP2000012872A (en) | 1998-06-17 | 2000-01-14 | Matsushita Electron Corp | Schottky barrier diode and manufacture thereof |
US6331455B1 (en) | 1999-04-01 | 2001-12-18 | Advanced Power Devices, Inc. | Power rectifier device and method of fabricating power rectifier devices |
TW565630B (en) | 1999-09-07 | 2003-12-11 | Sixon Inc | SiC wafer, SiC semiconductor device and method for manufacturing SiC wafer |
JP4831272B2 (en) | 2001-03-26 | 2011-12-07 | 株式会社デンソー | Manufacturing method of semiconductor device |
EP1428248B1 (en) | 2001-07-12 | 2011-11-23 | Mississippi State University | Method of making transistor topologies in silicon carbide through the use of selective epitaxy |
US6514779B1 (en) | 2001-10-17 | 2003-02-04 | Cree, Inc. | Large area silicon carbide devices and manufacturing methods therefor |
US6693308B2 (en) | 2002-02-22 | 2004-02-17 | Semisouth Laboratories, Llc | Power SiC devices having raised guard rings |
US6891207B2 (en) | 2003-01-09 | 2005-05-10 | International Business Machines Corporation | Electrostatic discharge protection networks for triple well semiconductor devices |
US8125003B2 (en) | 2003-07-02 | 2012-02-28 | Micron Technology, Inc. | High-performance one-transistor memory cell |
DE10330838B4 (en) | 2003-07-08 | 2005-08-25 | Infineon Technologies Ag | Electronic component with protective ring |
US6949454B2 (en) | 2003-10-08 | 2005-09-27 | Texas Instruments Incorporated | Guard ring structure for a Schottky diode |
AU2005333516B2 (en) | 2004-07-08 | 2011-04-21 | Mississippi State University | Monolithic vertical junction field effect transistor and Schottky barrier diode fabricated from silicon carbide and method for fabricating the same |
US7737532B2 (en) | 2005-09-06 | 2010-06-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid Schottky source-drain CMOS for high mobility and low barrier |
US8274128B2 (en) * | 2007-03-23 | 2012-09-25 | Siliconix Technology C. V. Ir | Semiconductor device with buffer layer |
JP2009259952A (en) | 2008-04-15 | 2009-11-05 | Sumitomo Electric Ind Ltd | Schottky barrier diode and method of manufacturing the same |
JP5056658B2 (en) | 2008-08-04 | 2012-10-24 | 住友電気工業株式会社 | Guard ring structure, method for forming the same, and semiconductor device |
KR20120031071A (en) | 2009-06-19 | 2012-03-29 | 에스에스 에스시 아이피, 엘엘시 | Vertical junction field effect transistors and diodes having graded doped regions and methods of making |
JP2011014806A (en) | 2009-07-06 | 2011-01-20 | Hitachi Ltd | Semiconductor device and method of manufacturing the same |
US20120007097A1 (en) * | 2010-07-08 | 2012-01-12 | Intersil Americas Inc. | Schottky diode with combined field plate and guard ring |
-
2011
- 2011-11-11 US US13/294,760 patent/US8871600B2/en not_active Expired - Fee Related
-
2014
- 2014-07-03 US US14/323,502 patent/US20140312453A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100230774A1 (en) * | 2009-03-10 | 2010-09-16 | Micrel, Inc. | Diode Having High Breakdown Voltage and Low on-Resistance |
Also Published As
Publication number | Publication date |
---|---|
US20130119505A1 (en) | 2013-05-16 |
US8871600B2 (en) | 2014-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9240448B2 (en) | Bipolar junction transistors with reduced base-collector junction capacitance | |
US8716837B2 (en) | Bipolar junction transistors with a link region connecting the intrinsic and extrinsic bases | |
US9159816B2 (en) | PNP bipolar junction transistor fabrication using selective epitaxy | |
US8710500B2 (en) | Bipolar junction transistor with a self-aligned emitter and base | |
US9159801B2 (en) | Bipolar junction transistor with multiple emitter fingers | |
US20130277804A1 (en) | Bipolar junction transistors with reduced base-collector junction capacitance | |
US9070734B2 (en) | Heterojunction bipolar transistors with reduced parasitic capacitance | |
US9496377B2 (en) | Self-aligned emitter-base-collector bipolar junction transistors with a single crystal raised extrinsic base | |
US20140312453A1 (en) | Schottky barrier diodes with a guard ring formed by selective epitaxy | |
US8841750B2 (en) | Local wiring for a bipolar junction transistor including a self-aligned emitter region | |
US20160049503A1 (en) | Bipolar junction transistors with reduced epitaxial base facets effect for low parasitic collector-base capacitance | |
US9236499B2 (en) | Junction field-effect transistor with raised source and drain regions formed by selective epitaxy | |
US9437717B2 (en) | Interface control in a bipolar junction transistor | |
US9397203B2 (en) | Lateral silicon-on-insulator bipolar junction transistor process and structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HARAME, DAVID L.;LIU, QIZHI;RASSEL, ROBERT M.;REEL/FRAME:033240/0805 Effective date: 20140630 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |