US20140282307A1 - Method and apparatus for providing metric relating two or more process parameters to yield - Google Patents

Method and apparatus for providing metric relating two or more process parameters to yield Download PDF

Info

Publication number
US20140282307A1
US20140282307A1 US13/833,104 US201313833104A US2014282307A1 US 20140282307 A1 US20140282307 A1 US 20140282307A1 US 201313833104 A US201313833104 A US 201313833104A US 2014282307 A1 US2014282307 A1 US 2014282307A1
Authority
US
United States
Prior art keywords
parameters
yield
probability density
density function
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/833,104
Other versions
US8856698B1 (en
Inventor
Azat Latypov
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
GlobalFoundries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GlobalFoundries Inc filed Critical GlobalFoundries Inc
Priority to US13/833,104 priority Critical patent/US8856698B1/en
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LATYPOV, AZAT
Publication of US20140282307A1 publication Critical patent/US20140282307A1/en
Application granted granted Critical
Publication of US8856698B1 publication Critical patent/US8856698B1/en
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G06F17/5068
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/18Manufacturability analysis or optimisation for manufacturability
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Definitions

  • the present disclosure relates to the design and manufacture of semiconductor devices and particularly to evaluating yield with respect to designing and manufacturing semiconductor devices.
  • the present disclosure is applicable to all technology nodes, including 20 nanometer (nm) technology nodes and beyond.
  • An aspect of the present disclosure is generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices.
  • Another aspect of the present disclosure is a device for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices.
  • some technical effects may be achieved in part by a method including: determining two or more parameters associated with designing a semiconductor device; determining a process window associated with acceptable limits of the two or more parameters; and applying a probability density function to the process window to generate a yield metric that relates the two or more parameters to yield.
  • aspects of the present disclosure include optimizing the two or more parameters to generate two or more optimal parameters; and applying the probability density function based on the two or more optimal parameters. Another aspect includes applying the probability density function according to uncorrelated normal distributions for the two or more parameters. Yet another aspect includes applying the probability density function according to at least one of correlated distributions and spatially varying distributions for the two or more parameters. Additional aspects include determining two or more layers associated with designing the semiconductor device; and correlating distributions of the two or more parameters between the two or more layers. An additional aspect includes evaluating the yield metric with respect to at least one of an optical proximity correction (OPC) model and a source mask optimization (SMO) model.
  • OPC optical proximity correction
  • SMO source mask optimization
  • Another aspect includes maximizing a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model.
  • a further aspect includes the two or more parameters being exposure focus and exposure dosage.
  • Yet another aspect includes the probability density function being a Gaussian probability density function.
  • a device including: at least one processor; and at least one memory including computer program code for one or more programs, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus to perform at least the following, determine two or more parameters associated with designing a semiconductor device; determine a process window associated with acceptable limits of the two or more parameters; and apply a probability density function to the process window to generate a yield metric that relates the two or more parameters to yield.
  • aspects include the apparatus being further caused to: optimize the two or more parameters to generate two or more optimal parameters; and apply the probability density function based on the two or more optimal parameters.
  • Another aspect includes the apparatus being further caused to: apply the probability density function according to uncorrelated normal distributions for the two or more parameters.
  • Yet another aspect includes the apparatus being further caused to: apply the probability density function according to at least one of correlated distributions and spatially varying distributions for the two or more parameters.
  • Still further aspects include the apparatus being further caused to: determine two or more layers associated with designing the semiconductor device; and correlate distributions of the two or more parameters between the two or more layers.
  • An additional aspect includes the apparatus being further caused to: evaluate the yield metric with respect to at least one of an OPC model and a SMO model.
  • Another aspect includes the apparatus being further caused to: maximize a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model.
  • Yet another aspect includes the two or more parameters being exposure focus and exposure dosage.
  • Still another aspect includes the probability density function being a Gaussian probability density function.
  • Another aspect of the present disclosure is a method including: determining one or more layers associated with designing the semiconductor device; determining two or more parameters, including exposure dosage and exposure focus, associated with designing a semiconductor device, wherein one or more of the parameters are associated with one or more of the layers; determining one or more process windows associated with acceptable limits of the two or more parameters; and applying a Gaussian probability density function according to the one or more process windows to generate a yield metric that relates the two or more parameters to yield. Further aspects include evaluating the yield metric with respect to at least one of an OPC model and a SMO model; and maximizing a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model to maximize a cost function.
  • FIG. 1 illustrates a process window for two lithography process parameters, according to an exemplary embodiment
  • FIG. 2 schematically illustrates an overall system for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices, according to an exemplary embodiment
  • FIG. 3 is a flowchart of a process for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices, according to an exemplary embodiment
  • FIG. 4 is a flowchart of a process for generating a best yield metric, according to an exemplary embodiment
  • FIG. 5 is a flowchart of a process for applying a yield metric as a cost function, according to an exemplary embodiment.
  • FIG. 6 schematically illustrates a computer system for implementing the processes of FIGS. 3 through 5 , according to an exemplary embodiment.
  • a process window is the area in the space of the process parameters corresponding to the values of these parameters yielding a process result satisfying certain success criteria.
  • a PW may be composed of the exposure dose and exposure focus pairs (e.g., E and F, respectively) that will result in the dimensions (e.g., line widths) of certain features being within 10 percent (e.g., +/ ⁇ 10%) of their target values.
  • Another example of a practically useful process window is a PW of (E, F) pairs that result in no bridging occurring between the exposed features or spaces between them.
  • FIG. 1 illustrates a typical PW 105 in a plane defined by exposure dose 101 a along the vertical axis and exposure focus 101 b along the horizontal axis.
  • Curves 103 a and 103 b correspond to the exposure conditions (E, F) resulting in the width of the exposed features deviating +10% and ⁇ 10%, respectively, off their target values.
  • the area between the curves 103 a and 103 b corresponds to the exposure conditions where the width of the exposed features is within +/ ⁇ 10% or their target values.
  • the area between curve 103 c and the horizontal axis corresponds to the exposure conditions that would result in an acceptable level of the resist loss during the development process, following the exposure. The intersection of these two areas is the PW 105 with the exposure conditions (E, F) resulting in the widths of the exposed features varying within +/ ⁇ 10% of their target values and the acceptable resist loss during the development step of the process.
  • any number of these and other process parameters can be used to compute PWs of higher dimensions, such as mask bias parameters in addition to exposure dose and exposure focus to result in a three-dimensional process window.
  • lithography processes usually have random variations of associated parameters—such as exposure dose and exposure focus randomly varying around their nominal values because of, for example, imperfections in the illuminator or imperfections of the wafer stage, respectively.
  • the random variations of exposure dose and exposure focus can be described by uncorrelated normal distributions for both quantities, with the Equation 1 representing the probability density function for this distribution:
  • E 0 and F 0 are the nominal (e.g., intended/target) values of the exposure dose and exposure focus, and ⁇ E and ⁇ F are the standard deviations of these two parameters, respectively.
  • the error distribution can be based on a Gaussian distribution.
  • Equation 1 provides acceptable distribution in general, lithography process errors may alternatively be characterized by random distributions other than normal or uniform distributions.
  • the correlation between the errors of different natures may be present.
  • the error distribution may vary depending on the spatial location on the wafer, and correlations between the errors at the neighboring spatial locations may be present.
  • the errors may be in more than just two parameters (e.g., exposure dose, exposure focus and a mask bias).
  • Equation 1 Equation 1
  • the metrics of the PW are calculated based on a procedure of inscribing a “3 sigma” ellipse into the PW.
  • DOE maximal allowable depth of focus
  • EL exposure latitude
  • the present disclosure addresses and solves current problems of an inability to directly relate process parameters to yield and complex calculations, iterations, and multiple solutions attendant upon conventional processes involving inscribing a “3 sigma” ellipse in a PW.
  • a method and apparatus are described for generating metrics that directly relate two or more process parameters to yield.
  • Methodology in accordance with an embodiment of the present disclosure includes determining two or more parameters associated with designing or manufacturing a semiconductor device, such as exposure dose and exposure focus. Next, a PW is determined associated with acceptable limits of the two or more parameters. Then, a probability density function is applied to the PW to generate a yield metric that relates the two or more parameters to yield. Such a metric allows for selecting best possible lithography results directly related to yield rather than basing such decisions on other metrics that only directly relate to yield.
  • FIG. 2 illustrates a metric platform 201 that may generate and evaluate one or more metrics for analyzing the design and manufacture of semiconductor devices, in accordance with an exemplary embodiment.
  • the metric platform 201 may be connected to or in communication with a process parameter database 207 .
  • the process parameter database 207 may be any type of database that includes information pertaining to parameters associated with the design and manufacture of semiconductor devices. Such parameters may include, for example, exposure dose and exposure focus for a lithography layer used in manufacturing a semiconductor device, as well as other parameters discussed herein. Although illustrated and described as a database, the process parameter database 207 may instead be any element that provides information to the metric platform 201 with respect to parameters used in the manufacture of semiconductor devices.
  • the metric platform 201 may further be connected to or in communication with a yield/cost database 209 .
  • the metric platform 201 may provide one or more outputs to the yield/cost database 209 , such as one or more metrics used to evaluate the design and/or manufacture of a semiconductor device, such as a lithography step associated with the manufacture of a semiconductor device.
  • the metric platform 201 may further output yields, such as optimized yields, based on a PW defined by two or more parameters evaluated based on the one or more generated metrics, as well as yield-to-cost analysis with respect to maximizing the yield while minimizing cost.
  • the yield/cost database 209 is illustrated and described with respect to constituting a database, the metric platform 201 may provide the metrics or other outputs to any element or system that requests such information.
  • the metric platform 201 may include a process window module 203 .
  • the process window module 203 may determine PWs for two or more parameters that are being evaluated with respect yield and/or cost. As described above with respect to FIG. 1 , the process window module 203 may determine the PW 105 with respect to two or more parameters, such as exposure dose and exposure focus of FIG. 1 . The process window module 203 may then provide this information to the metric platform 201 for use in determining the metrics and other evaluations with respect to the two or more parameters.
  • the metric platform 201 may not include a process window module 203 and, instead, may receive information regarding PWs from an external source, such as the process parameter database 207 .
  • the metric platform 201 may also include an error distribution module 205 that may determine the error distributions with respect to the two or more parameters.
  • the error distribution module 205 may determine the error distributions based on information from the process parameter database 207 , such as error distribution information that is associated with the inputted process parameters, or may determine error distribution information from one or more other inputs, such as a technician or operator selecting one or more error distributions.
  • the error distributions may be normal distributions, distributions other than normal, correlated distributions, random errors with spatially varying distributions, random errors with correlations between neighboring spatial positions, or error distributions accounting for lithographic processes for more than a single layer (e.g., for an assemblage of multiple layers for an integrated circuit).
  • the metric platform 201 generates and evaluates one or more metrics for analyzing the design and manufacture of semiconductor devices. Using notations and definitions introduced above, and applying Equation 1 to generate an estimated yield metric for a process with a PW, targeted exposure dose E 0 , targeted focus F 0 , and standard deviations of the exposure dose and exposure focus variations of ⁇ E and ⁇ F , respectively, the metric platform 201 can generate a metric according to Equation 2:
  • the estimated yield is the probability that the result of the process will be within specification by satisfying the process success criteria, as defined by the PW. This probability is the estimate of the yield of a lithographic process for a specific layer associated with the exposure dose and exposure focus parameters.
  • Equation 2 can be generalized. For any k number of parameters x, distributed with a probability density function ⁇ ⁇ , ⁇ (x), where ⁇ are the mean (e.g., nominal or target) values of the parameters and ⁇ is a set of other parameters of this distribution (not necessarily a covariance matrix), Equation 2 becomes:
  • Equation 2′ can be used for determining a yield metric for more than two parameters.
  • a best estimated yield metric can be determined according to:
  • This best estimated yield is the highest possible estimated yield achievable for a process with a given PW defined by the selected parameters and standard deviations, represented in this case by ⁇ E and ⁇ F .
  • Equation 3 can be generalized. For any k number of parameters x, distributed with a probability density function ⁇ ⁇ , ⁇ (x), where ⁇ are the mean (e.g., nominal or target) values of the parameters and ⁇ is a set of other parameters of this distribution (not necessarily a covariance matrix), Equation 3 becomes:
  • Equation 3′ can be used for determining a best yield metric for more than two parameters.
  • Equations 2 and 3 are examples of PW metrics that do not require inscribing an ellipse into the PW. Computations using one or more of the above two equations are straightforward. For Equation 2, one needs to use one of the well-known numerical integration formulae to evaluate the integral. For Equation 3, one needs to numerically compute the convolution of Equation 1 with the function equal to 1 everywhere inside the PW and equal to 0 everywhere outside the PW. The value of the convolution at point (E 0 , F 0 ) is equal to the value of Equation 1 with the target exposure dose and exposure focus equal to (E 0 , F 0 ). Further, the maximum value attained by this convolution of the (E, F) plane gives the value of Equation 2.
  • Equations 1 through 3 are provided for two-dimensional PWs within the exposure dose and exposure focus plane with the assumption of normally distributed process errors, Equations 1 through 3 can be generalized for more generic and/or higher dimensions.
  • PWs may include a larger number of process parameters than two
  • error distributions may be other than normal distributions
  • the errors may be correlated
  • random errors may vary with spatially varying distributions
  • random errors may have correlations between neighboring spatial positions
  • lithographic processes for more than a single layer may be correlated.
  • each layer is fabricated with its own process and has its own errors with their own probability density functions.
  • the correlations between the process errors can be accounted for. For example, residual wafer non-planarity, such as after chemical mechanical polishing (CMP), may result in correlated exposure focus errors for layers.
  • CMP chemical mechanical polishing
  • the errors of the combined process will generally be distributed according to a probability density function taking into account possible correlations between different layers.
  • the success criteria for a fabrication process involving multiple layers can take into account mutual alignment of features on different layers, such as vertical interconnect accesses (VIAs) on a VIA layer being positioned properly to provide sufficient overlap with the features on another layer, to which these VIAs need to be connected.
  • VOAs vertical interconnect accesses
  • a PW for a combined multi-layer fabrication process can be defined by these mutual alignment requirements, in addition to other requirements for the sizes of the printed features to be within a certain specification of their target values.
  • generalization of Equations 2 and 3 for the multi-layer combined process can be accomplished using the probability density functions with a larger number of parameters and a possible correlation between parameter errors, as discussed above.
  • Equations 2 and 3 With respect to random errors with spatially varying distributions, or random errors with correlations between the neighboring spatial positions, one way to generalize Equations 2 and 3 to these situations is to divide the exposure area into non-overlapping areas (e.g., cells) that are small enough to neglect the variation of the error distributions within each cell. These non-overlapping areas may be formed by a regular square grid with small enough grid cells such that each of these cells will have its own process parameter errors, and the process parameter errors for the whole layer will be composed out of the process parameter errors for these cells.
  • the probability density function for these errors will be a probability density function depending on parameter errors in all cells. If correlations between neighboring positions are present, this probability density function will be reflecting these correlations. Calculation of Equations 2 and 3 then can be done in the same way as described suggested above for the case of a large number parameters, distributions other than normal and a presence of correlations.
  • DOF DOF for a given EL.
  • a conventional way of calculating this metric is by considering all ellipses with an exposure dose semi-axis equal to the EL value and finding the maximum possible exposure focus semi-axis that would allow such an ellipse to be inscribed in the PW.
  • the value of the maximum exposure focus semi-axis is the DOF corresponding to the given EL value.
  • Such a procedure is justified by interpreting the values of EL and DOF as “3 sigma” values for the exposure dose and the exposure focus errors (e.g., three times their standard deviations).
  • Equation 3 the value of the exposure focus standard deviation ⁇ F resulting in the highest possible best estimated layer yield is determined according to Equation 4.
  • ⁇ F ( 0 ) argmax ⁇ F ⁇ Y max ⁇ ( W , ⁇ E ( 0 ) , ⁇ F ) ( 4 )
  • Equation 4 The value of Y max (W, ⁇ E (0) , ⁇ F ) of Equation 4 is evaluated and compared to the given value of Y max (0) of 0.9973. If Y max (W, ⁇ E (0) , ⁇ F ) ⁇ Y max (0) , the exposure with the best estimated layer yield of at least Y max (0) is possible, and the highest standard deviation of exposure focus ensuring such an exposure is ⁇ F (0) . If Y max (W, ⁇ E (0) , ⁇ F ) ⁇ Y max (0) , the exposure with the best estimated layer yield of Y max (0) is not possible with the given value of EL.
  • the latter corresponds to a situation when no ellipse of the given dose semi-axis EL can be inscribed into a PW.
  • the exposure focus standard deviation ⁇ F (0) is then used to calculate the DOF, such as calculating DOF as equal to 3 ⁇ F (0) , where DOF corresponds to a 3 sigma value of the exposure focus variation.
  • Computational evaluation of ⁇ F (0) using Equation 4 involves evaluating Y max (W, ⁇ E (0) , ⁇ F ) for a set of values of ⁇ F , spanning a certain range and then selecting ⁇ F corresponding to the maximum value of evaluated Y max (W, ⁇ E (0) , ⁇ F ).
  • Each evaluation of Y max (W, ⁇ E (0) , ⁇ F ) involves calculating a convolution of Equation 1 with the PW and determining the maximum value of the convolution.
  • Equations 2 and 3 also can be used as cost functions associated with modeling the results of the lithography process for the selected process parameters needed to characterize the PW.
  • Equation 2 can be evaluated for the given target exposure dose E 0 and exposure focus F 0 and also given standard deviations of the exposure dose errors cr and exposure focus errors ⁇ E , a cost function can be set equal to Equation 2, and models representing the OPC or SMO valuations can be run so that the value of the cost function is maximized.
  • OPC or SMO problems can be solved by maximizing the best estimated yield metric according to Equation 3.
  • Step (i) involves applying the OPC/SMO model for multiple combinations of the process conditions in order to determine the PW.
  • application of the OPC/SMO model for each combination of parameters involves the same time as it takes to apply this OPC/SMO model once (e.g., each time all calculations need to be performed with a new set of parameters from the very beginning).
  • finding the PW on each OPC/SMO iteration involves applying the OPC/SMO model at multiple locations.
  • determining the PW involves applying the OPC/SMO model N f times.
  • FIG. 3 is a flowchart of a process for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices, according to an exemplary embodiment.
  • the metric platform 201 performs the process and is implemented in, for instance, a chip set including a processor and a memory as shown in FIG. 6 .
  • the metric platform 201 determines two or more parameters associated with designing a semiconductor device.
  • the parameters may be associated with the design and/or manufacture of a semiconductor device, such as, for example, exposure dose; exposure focus; mask bias; wafer film thickness, stack film thickness, and spin speeds to deposit such films; optical constants of the materials used in the wafer film stack; mask film stack thicknesses; optical constants of the mask film stack materials (e.g., molybdenum-silicon alloy (MoSi)); exposure wavelength; as well as other parameters.
  • the determination of the two or more parameters may be based on an automatic selection by the metric platform 201 according to the parameters that are input to the metric platform 201 .
  • the determination alternatively may be based on a manual selection of the two or more parameters, such as by an operator or technician using the metric platform 201 .
  • the metric platform 201 determines a PW associated with acceptable limits of the two or more parameters. Such as determination may based on the acceptable limits being provided to the metric platform 201 , or the acceptable limits may be determined by the metric platform 201 based on one or more analyses associated with the parameters. As discussed above, as an example, a PW may be based on acceptable limits of exposure conditions where the width of the exposed features is within +/ ⁇ 10% of their target values, as well as exposure conditions that would result in an acceptable level of the resist loss during the development process, following the exposure. The intersection of these two areas constitutes the PW.
  • the metric platform 201 applies a probability density function to the PW to generate a yield metric that relates the two or more parameters to the yield.
  • the probability density function may be based on a Gaussian probability density function. According to the above disclosure, the probability density function can be applied to the PW according to uncorrelated normal distributions of errors for the two or more parameters, may be applied according to correlated distributions and spatially varying distributions for the two or more parameters, or may be applied according to any other distributions as discussed above.
  • One example of the disclosed yield metric is described above with respect to Equation 2.
  • the process disclosed with respect to FIG. 3 may be further modified by correlating distributions between the two or more parameters across two or more layers associated with the design and manufacture of a semiconductor device. Upon determining the yield metric, the metric can be used to relate the two or more parameters to the yield with respect to the design and/or manufacture of a semiconductor device.
  • FIG. 4 is a flowchart of a process for generating a best yield metric, according to an exemplary embodiment.
  • the metric platform 201 performs the process and is implemented in, for instance, a chip set including a processor and a memory as shown in FIG. 6 .
  • the metric platform 201 optimizes the two or more parameters to generate two or more optimal parameters.
  • the optimization may be to obtain the optimal values of the two or more parameters.
  • the optimization may generate the optimal exposure dose and the optimal exposure focus.
  • the optimization may be based on one or more models for optimizing the parameters.
  • the metric platform 201 may receive the optimal parameters, such as receiving the optimal parameters from the process parameter database 207 .
  • the metric platform 201 applies the probability density function based on the two or more optimal parameters.
  • the targeted exposure dose E 0 and exposure focus F 0 may be optimized and set to their optimal values, such as optimal exposure dose and optimal exposure focus.
  • this best estimated layer yield is the highest possible estimated layer yield achievable for a process with a given PW defined by the selected optimal parameters.
  • One example of the resulting best yield metric is disclosed above with respect to Equation 3.
  • FIG. 5 is a flowchart of a process for applying a yield metric as a cost function, according to an exemplary embodiment.
  • the metric platform 201 performs the process and is implemented in, for instance, a chip set including a processor and a memory as shown in FIG. 6 .
  • the metric platform 501 may evaluate a yield metric with respect to a process model, such as associated with evaluating correction and/or optimization of the design and/or manufacture of the semiconductor device.
  • a process model may be models associated with OPC and SMO.
  • a model that evaluates the results of a lithography process for the two or more parameters can be further evaluated with respect to the yield metric.
  • a value associated with the yield metric may maximized with respect to the process model to generate a cost function associated with yield. Maximizing the yield while minimizing the cost function allows for the generation of the best yield at the lowest cost.
  • the yield metric can be evaluated for a given target of exposure dose and exposure focus, and also standard deviations of the exposure dose and exposure focus errors.
  • a cost function can then be set equal to the metric and an OPC or SMO model can be run so that the value of the cost function is maximized.
  • the layer yield can be maximized directly instead of relying on optimizing, for example, a weighted sum of squares of edge placement errors evaluated at several process conditions and hoping that such an optimization will also help to increase yield.
  • FIGS. 3 through 5 may be implemented via software, hardware, firmware, or a combination thereof.
  • Exemplary hardware e.g., computing hardware
  • computer system 600 includes at least one processor 601 , at least one memory 603 , and at least one storage 605 .
  • Computer system 600 may be coupled to display 607 and one or more input devices 609 , such as a keyboard and a pointing device.
  • Display 607 may be utilized to provide one or more GUI interfaces.
  • Input devices 609 may be utilized by users of computer system 600 to interact with, for instance, the GUI interfaces.
  • Storage 605 may store applications 611 , layout data (or information) or parameters 613 , design plus rules 615 , and at least one shape database (or repository) 617 .
  • Applications 611 may include instructions (or computer program code) that when executed by processor 601 cause computer system 600 to perform one or more processes, such as one or more of the processes described herein.
  • applications 611 may include one or more manufacturability analysis and/or yield enhancement tools.
  • the embodiments of the present disclosure achieve several technical effects, including using the above-discussed metrics to select the best OPC or SMO results rather than basing such decisions on other metrics that do not directly relate to yield, evaluating PW metrics in a computationally efficient and non-iterative and deterministic way that are better suited for OPC and SMO models, and using OPC or SMO cost functions based on Equations 2 or 3 to directly maximize yield.
  • the present disclosure enjoys industrial applicability associated with the designing and manufacturing of any of various types of highly integrated semiconductor devices used in microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

A process and apparatus are provided for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices. Embodiments include scanning a drawn semiconductor design layout to determine a difficult-to-manufacture pattern within the drawn semiconductor design layout based on a match with a pre-characterized difficult-to-manufacture pattern determining a corrected pattern based on a pre-determined correlation between the corrected pattern and the pre-characterized difficult-to-manufacture pattern, and replacing the difficult-to-manufacture pattern with the corrected pattern within the drawn semiconductor design layout.

Description

    TECHNICAL FIELD
  • The present disclosure relates to the design and manufacture of semiconductor devices and particularly to evaluating yield with respect to designing and manufacturing semiconductor devices. The present disclosure is applicable to all technology nodes, including 20 nanometer (nm) technology nodes and beyond.
  • BACKGROUND
  • For designing and manufacturing semiconductor devices, it is desirable to relate process parameters to yield. However, there are currently no metrics that allow for a direct comparison between process parameters and yield. Currently used metrics require inscribing an ellipse into a given process window, which is computationally expensive, requires iterations, and may result in multiple candidate solutions. It is desirable to develop metrics without such complicated calculations. Even further, it is desirable to develop metrics that relate maximizing yield to minimizing cost associated with the manufacture of semiconductor devices, such as cost associated with lithography process steps.
  • A need therefore exists for a method and apparatus for providing a metric that directly relates lithography process parameters to yield.
  • SUMMARY
  • An aspect of the present disclosure is generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices.
  • Another aspect of the present disclosure is a device for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices.
  • Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.
  • According to the present disclosure, some technical effects may be achieved in part by a method including: determining two or more parameters associated with designing a semiconductor device; determining a process window associated with acceptable limits of the two or more parameters; and applying a probability density function to the process window to generate a yield metric that relates the two or more parameters to yield.
  • Aspects of the present disclosure include optimizing the two or more parameters to generate two or more optimal parameters; and applying the probability density function based on the two or more optimal parameters. Another aspect includes applying the probability density function according to uncorrelated normal distributions for the two or more parameters. Yet another aspect includes applying the probability density function according to at least one of correlated distributions and spatially varying distributions for the two or more parameters. Additional aspects include determining two or more layers associated with designing the semiconductor device; and correlating distributions of the two or more parameters between the two or more layers. An additional aspect includes evaluating the yield metric with respect to at least one of an optical proximity correction (OPC) model and a source mask optimization (SMO) model. Another aspect includes maximizing a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model. A further aspect includes the two or more parameters being exposure focus and exposure dosage. Yet another aspect includes the probability density function being a Gaussian probability density function.
  • Another aspect of the present disclosure is a device including: at least one processor; and at least one memory including computer program code for one or more programs, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus to perform at least the following, determine two or more parameters associated with designing a semiconductor device; determine a process window associated with acceptable limits of the two or more parameters; and apply a probability density function to the process window to generate a yield metric that relates the two or more parameters to yield.
  • Aspects include the apparatus being further caused to: optimize the two or more parameters to generate two or more optimal parameters; and apply the probability density function based on the two or more optimal parameters. Another aspect includes the apparatus being further caused to: apply the probability density function according to uncorrelated normal distributions for the two or more parameters. Yet another aspect includes the apparatus being further caused to: apply the probability density function according to at least one of correlated distributions and spatially varying distributions for the two or more parameters. Still further aspects include the apparatus being further caused to: determine two or more layers associated with designing the semiconductor device; and correlate distributions of the two or more parameters between the two or more layers. An additional aspect includes the apparatus being further caused to: evaluate the yield metric with respect to at least one of an OPC model and a SMO model. Another aspect includes the apparatus being further caused to: maximize a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model. Yet another aspect includes the two or more parameters being exposure focus and exposure dosage. Still another aspect includes the probability density function being a Gaussian probability density function.
  • Another aspect of the present disclosure is a method including: determining one or more layers associated with designing the semiconductor device; determining two or more parameters, including exposure dosage and exposure focus, associated with designing a semiconductor device, wherein one or more of the parameters are associated with one or more of the layers; determining one or more process windows associated with acceptable limits of the two or more parameters; and applying a Gaussian probability density function according to the one or more process windows to generate a yield metric that relates the two or more parameters to yield. Further aspects include evaluating the yield metric with respect to at least one of an OPC model and a SMO model; and maximizing a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model to maximize a cost function.
  • Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
  • FIG. 1 illustrates a process window for two lithography process parameters, according to an exemplary embodiment;
  • FIG. 2 schematically illustrates an overall system for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices, according to an exemplary embodiment;
  • FIG. 3 is a flowchart of a process for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices, according to an exemplary embodiment;
  • FIG. 4 is a flowchart of a process for generating a best yield metric, according to an exemplary embodiment;
  • FIG. 5 is a flowchart of a process for applying a yield metric as a cost function, according to an exemplary embodiment; and
  • FIG. 6 schematically illustrates a computer system for implementing the processes of FIGS. 3 through 5, according to an exemplary embodiment.
  • DETAILED DESCRIPTION
  • In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”
  • A process window (PW) is the area in the space of the process parameters corresponding to the values of these parameters yielding a process result satisfying certain success criteria. For example, a PW may be composed of the exposure dose and exposure focus pairs (e.g., E and F, respectively) that will result in the dimensions (e.g., line widths) of certain features being within 10 percent (e.g., +/−10%) of their target values. Another example of a practically useful process window is a PW of (E, F) pairs that result in no bridging occurring between the exposed features or spaces between them.
  • FIG. 1 illustrates a typical PW 105 in a plane defined by exposure dose 101 a along the vertical axis and exposure focus 101 b along the horizontal axis. Curves 103 a and 103 b correspond to the exposure conditions (E, F) resulting in the width of the exposed features deviating +10% and −10%, respectively, off their target values. The area between the curves 103 a and 103 b corresponds to the exposure conditions where the width of the exposed features is within +/−10% or their target values. Furthermore, the area between curve 103 c and the horizontal axis corresponds to the exposure conditions that would result in an acceptable level of the resist loss during the development process, following the exposure. The intersection of these two areas is the PW 105 with the exposure conditions (E, F) resulting in the widths of the exposed features varying within +/−10% of their target values and the acceptable resist loss during the development step of the process.
  • Although the above example shows a PW in the plane of exposure dose and exposure focus only, any number of these and other process parameters can be used to compute PWs of higher dimensions, such as mask bias parameters in addition to exposure dose and exposure focus to result in a three-dimensional process window.
  • Further, lithography processes usually have random variations of associated parameters—such as exposure dose and exposure focus randomly varying around their nominal values because of, for example, imperfections in the illuminator or imperfections of the wafer stage, respectively. The random variations of exposure dose and exposure focus can be described by uncorrelated normal distributions for both quantities, with the Equation 1 representing the probability density function for this distribution:
  • f E 0 , F 0 , σ E , σ F ( E , F ) = 1 2 πσ E σ F exp ( - ( E - E 0 ) 2 2 σ E 2 ) exp ( - ( F - F 0 ) 2 2 σ F 2 ) ( 1 )
  • where E0 and F0 are the nominal (e.g., intended/target) values of the exposure dose and exposure focus, and σE and σF are the standard deviations of these two parameters, respectively. The error distribution can be based on a Gaussian distribution.
  • While Equation 1 provides acceptable distribution in general, lithography process errors may alternatively be characterized by random distributions other than normal or uniform distributions. The correlation between the errors of different natures may be present. Furthermore, the error distribution may vary depending on the spatial location on the wafer, and correlations between the errors at the neighboring spatial locations may be present.
  • Further, the errors may be in more than just two parameters (e.g., exposure dose, exposure focus and a mask bias). For cases with more than two parameters, Equation 1 can be written more generally. If the process is characterized by, for example, k parameters x=[x1, x2, . . . , xk], one can write the generic probability density function simply as f(x) or f(x1, x2, . . . , xk), subject to the normalization requirement ∫f(x)dx=1. In particular, for the same k process parameters, if the distributions of process parameters x are assumed to be normal with respective mean (e.g., target or nominal) values of μ=[μ1, μ2, . . . , μk] and the symmetric and positive definite k-by-k covariance matrix E, Equation 1 can be generalized as:
  • f ( x 1 , , x k ) = 1 ( 2 π ) k / 2 1 / 2 exp ( - 1 2 ( x - μ ) T - 1 ( x - μ ) ) ( 1 )
  • where |Σ| is the determinant of Σ.
  • Conventionally, for processes with normally distributed exposure dose and exposure focus errors, the metrics of the PW are calculated based on a procedure of inscribing a “3 sigma” ellipse into the PW. Under this approach, a maximal allowable depth of focus (DOF) assuming a given value of exposure latitude (EL) can be calculated for various values of EL. However, as discussed above, such a metric is not directly related to yield. Further, such metrics are computationally demanding, generally require iterations, and may result in multiple candidate solutions for complex-shaped PWs. As more dimensions are added, this conventional procedure is even more computationally demanding.
  • The present disclosure addresses and solves current problems of an inability to directly relate process parameters to yield and complex calculations, iterations, and multiple solutions attendant upon conventional processes involving inscribing a “3 sigma” ellipse in a PW. In accordance with embodiments of the present disclosure, a method and apparatus are described for generating metrics that directly relate two or more process parameters to yield.
  • Methodology in accordance with an embodiment of the present disclosure includes determining two or more parameters associated with designing or manufacturing a semiconductor device, such as exposure dose and exposure focus. Next, a PW is determined associated with acceptable limits of the two or more parameters. Then, a probability density function is applied to the PW to generate a yield metric that relates the two or more parameters to yield. Such a metric allows for selecting best possible lithography results directly related to yield rather than basing such decisions on other metrics that only directly relate to yield.
  • FIG. 2 illustrates a metric platform 201 that may generate and evaluate one or more metrics for analyzing the design and manufacture of semiconductor devices, in accordance with an exemplary embodiment. The metric platform 201 may be connected to or in communication with a process parameter database 207. The process parameter database 207 may be any type of database that includes information pertaining to parameters associated with the design and manufacture of semiconductor devices. Such parameters may include, for example, exposure dose and exposure focus for a lithography layer used in manufacturing a semiconductor device, as well as other parameters discussed herein. Although illustrated and described as a database, the process parameter database 207 may instead be any element that provides information to the metric platform 201 with respect to parameters used in the manufacture of semiconductor devices.
  • The metric platform 201 may further be connected to or in communication with a yield/cost database 209. The metric platform 201 may provide one or more outputs to the yield/cost database 209, such as one or more metrics used to evaluate the design and/or manufacture of a semiconductor device, such as a lithography step associated with the manufacture of a semiconductor device. The metric platform 201 may further output yields, such as optimized yields, based on a PW defined by two or more parameters evaluated based on the one or more generated metrics, as well as yield-to-cost analysis with respect to maximizing the yield while minimizing cost. Although the yield/cost database 209 is illustrated and described with respect to constituting a database, the metric platform 201 may provide the metrics or other outputs to any element or system that requests such information.
  • The metric platform 201 may include a process window module 203. The process window module 203 may determine PWs for two or more parameters that are being evaluated with respect yield and/or cost. As described above with respect to FIG. 1, the process window module 203 may determine the PW 105 with respect to two or more parameters, such as exposure dose and exposure focus of FIG. 1. The process window module 203 may then provide this information to the metric platform 201 for use in determining the metrics and other evaluations with respect to the two or more parameters. Alternatively, the metric platform 201 may not include a process window module 203 and, instead, may receive information regarding PWs from an external source, such as the process parameter database 207.
  • The metric platform 201 may also include an error distribution module 205 that may determine the error distributions with respect to the two or more parameters. The error distribution module 205 may determine the error distributions based on information from the process parameter database 207, such as error distribution information that is associated with the inputted process parameters, or may determine error distribution information from one or more other inputs, such as a technician or operator selecting one or more error distributions. As discussed, the error distributions may be normal distributions, distributions other than normal, correlated distributions, random errors with spatially varying distributions, random errors with correlations between neighboring spatial positions, or error distributions accounting for lithographic processes for more than a single layer (e.g., for an assemblage of multiple layers for an integrated circuit).
  • The metric platform 201 generates and evaluates one or more metrics for analyzing the design and manufacture of semiconductor devices. Using notations and definitions introduced above, and applying Equation 1 to generate an estimated yield metric for a process with a PW, targeted exposure dose E0, targeted focus F0, and standard deviations of the exposure dose and exposure focus variations of σE and σF, respectively, the metric platform 201 can generate a metric according to Equation 2:
  • Y ( W , E 0 , F 0 , σ E , σ F ) = W f E 0 , F 0 , σ E , σ F ( E , F ) E F ( 2 )
  • where f(E,F) is Equation 1 above of the random dose and exposure errors. Thus, the estimated yield is the probability that the result of the process will be within specification by satisfying the process success criteria, as defined by the PW. This probability is the estimate of the yield of a lithographic process for a specific layer associated with the exposure dose and exposure focus parameters.
  • Further, Equation 2 can be generalized. For any k number of parameters x, distributed with a probability density function ƒμ,Σ(x), where μ are the mean (e.g., nominal or target) values of the parameters and Σ is a set of other parameters of this distribution (not necessarily a covariance matrix), Equation 2 becomes:
  • Y ( W , μ , ) = f μ , ( x ) x ( 2 )
  • Thus, Equation 2′ can be used for determining a yield metric for more than two parameters.
  • For many lithographic processes, the targeted exposure dose E0 and exposure focus F0 are usually optimized and set to their optimal values, such as optimal exposure dose and optimal exposure focus. Accordingly, a best estimated yield metric can be determined according to:
  • Y max ( W , σ E , σ F ) = max E 0 , F 0 Y ( W , E 0 , F 0 , σ E , σ F ) ( 3 )
  • This best estimated yield is the highest possible estimated yield achievable for a process with a given PW defined by the selected parameters and standard deviations, represented in this case by σE and σF.
  • Further, Equation 3 can be generalized. For any k number of parameters x, distributed with a probability density function ƒμ,Σ(x), where μ are the mean (e.g., nominal or target) values of the parameters and Σ is a set of other parameters of this distribution (not necessarily a covariance matrix), Equation 3 becomes:
  • Y max ( W , ) = max μ Y ( W , μ , ) ( 3 )
  • As discussed for Equation 2′, Equation 3′ can be used for determining a best yield metric for more than two parameters.
  • Equations 2 and 3 are examples of PW metrics that do not require inscribing an ellipse into the PW. Computations using one or more of the above two equations are straightforward. For Equation 2, one needs to use one of the well-known numerical integration formulae to evaluate the integral. For Equation 3, one needs to numerically compute the convolution of Equation 1 with the function equal to 1 everywhere inside the PW and equal to 0 everywhere outside the PW. The value of the convolution at point (E0, F0) is equal to the value of Equation 1 with the target exposure dose and exposure focus equal to (E0, F0). Further, the maximum value attained by this convolution of the (E, F) plane gives the value of Equation 2.
  • As described above, although Equations 1 through 3 are provided for two-dimensional PWs within the exposure dose and exposure focus plane with the assumption of normally distributed process errors, Equations 1 through 3 can be generalized for more generic and/or higher dimensions. For example, PWs may include a larger number of process parameters than two, error distributions may be other than normal distributions, the errors may be correlated, random errors may vary with spatially varying distributions, random errors may have correlations between neighboring spatial positions, and lithographic processes for more than a single layer may be correlated.
  • Further, for a case considering more than just a single layer, each layer is fabricated with its own process and has its own errors with their own probability density functions. When the results of two or more layer processes are combined, the correlations between the process errors can be accounted for. For example, residual wafer non-planarity, such as after chemical mechanical polishing (CMP), may result in correlated exposure focus errors for layers. The errors of the combined process will generally be distributed according to a probability density function taking into account possible correlations between different layers. By way of another example, the success criteria for a fabrication process involving multiple layers can take into account mutual alignment of features on different layers, such as vertical interconnect accesses (VIAs) on a VIA layer being positioned properly to provide sufficient overlap with the features on another layer, to which these VIAs need to be connected. As a result, a PW for a combined multi-layer fabrication process can be defined by these mutual alignment requirements, in addition to other requirements for the sizes of the printed features to be within a certain specification of their target values. Taking these two examples into account, generalization of Equations 2 and 3 for the multi-layer combined process can be accomplished using the probability density functions with a larger number of parameters and a possible correlation between parameter errors, as discussed above.
  • With respect to random errors with spatially varying distributions, or random errors with correlations between the neighboring spatial positions, one way to generalize Equations 2 and 3 to these situations is to divide the exposure area into non-overlapping areas (e.g., cells) that are small enough to neglect the variation of the error distributions within each cell. These non-overlapping areas may be formed by a regular square grid with small enough grid cells such that each of these cells will have its own process parameter errors, and the process parameter errors for the whole layer will be composed out of the process parameter errors for these cells. The probability density function for these errors will be a probability density function depending on parameter errors in all cells. If correlations between neighboring positions are present, this probability density function will be reflecting these correlations. Calculation of Equations 2 and 3 then can be done in the same way as described suggested above for the case of a large number parameters, distributions other than normal and a presence of correlations.
  • Still further, using the methodology presented above also allows for using currently used PW metrics without having to inscribe ellipses within the PW. As discussed above, one commonly used metric is DOF for a given EL. A conventional way of calculating this metric is by considering all ellipses with an exposure dose semi-axis equal to the EL value and finding the maximum possible exposure focus semi-axis that would allow such an ellipse to be inscribed in the PW. The value of the maximum exposure focus semi-axis is the DOF corresponding to the given EL value. Such a procedure is justified by interpreting the values of EL and DOF as “3 sigma” values for the exposure dose and the exposure focus errors (e.g., three times their standard deviations). For normally distributed random errors (e.g., Equation 1), the probability that the exposure dose and exposure focus will be within the ellipse with semi-axes equal to an EL of 3σE and to a DOF of 3σF is 99.73%. Therefore, if the exposure with the standard deviations of errors given by σE=EL/3 and σF=DOF/3 is used, the best estimated layer yield will be close to 99.73%.
  • The above procedure based on finding a maximum ellipse that can be inscribed into the PW is approximate. Such a procedure neglects exposures that can happen outside the 3 sigma ellipse but still fall inside the PW. Accordingly, the following procedure can calculate the same DOF for a given EL exactly and in a more computationally efficient way by using the above methodology.
  • Given an EL of 5%, the best estimated layer yield Ymax (0) of 0.9973, and the PW, a maximal DOF can be found ensuring the best estimated layer yield according to the following. Initially, the standard deviation σE of the exposure dose variation from the given EL is determined. If the EL and DOF are both 3 sigma values, then σE (0)=EL/3. Further, for the given PW and the determined value of σE (0), Equation 3 becomes a function of only σF. Then, the value of the exposure focus standard deviation σF resulting in the highest possible best estimated layer yield is determined according to Equation 4.
  • σ F ( 0 ) = argmax σ F Y max ( W , σ E ( 0 ) , σ F ) ( 4 )
  • The value of Ymax(W,σE (0)F) of Equation 4 is evaluated and compared to the given value of Ymax (0) of 0.9973. If Ymax(W,σE (0)F)≧Ymax (0), the exposure with the best estimated layer yield of at least Ymax (0) is possible, and the highest standard deviation of exposure focus ensuring such an exposure is σF (0). If Ymax(W,σE (0)F)<Ymax (0), the exposure with the best estimated layer yield of Ymax (0) is not possible with the given value of EL. Compared to the conventional way of determined DOF at the given EL by inscribing ellipses into a PW, described above, the latter corresponds to a situation when no ellipse of the given dose semi-axis EL can be inscribed into a PW.
  • If an exposure ensuring the best estimated layer yield of at least Ymax (0) is possible and the exposure focus standard deviation σF (0) has been determined with respect to the previous step, the exposure focus standard deviation σF (0) is then used to calculate the DOF, such as calculating DOF as equal to 3σF (0), where DOF corresponds to a 3 sigma value of the exposure focus variation.
  • Computational evaluation of σF (0) using Equation 4 involves evaluating Ymax(W,σE (0)F) for a set of values of σF, spanning a certain range and then selecting σF corresponding to the maximum value of evaluated Ymax(W,σE (0)F). Each evaluation of Ymax(W,σE (0)F) involves calculating a convolution of Equation 1 with the PW and determining the maximum value of the convolution. These computational procedures are straightforward, deterministic and non-iterative, unlike the conventional procedure of inscribing a maximum ellipse into a PW.
  • Equations 2 and 3 also can be used as cost functions associated with modeling the results of the lithography process for the selected process parameters needed to characterize the PW. Equation 2 can be evaluated for the given target exposure dose E0 and exposure focus F0 and also given standard deviations of the exposure dose errors cr and exposure focus errors σE, a cost function can be set equal to Equation 2, and models representing the OPC or SMO valuations can be run so that the value of the cost function is maximized. Similarly, OPC or SMO problems can be solved by maximizing the best estimated yield metric according to Equation 3.
  • To evaluate the PW metrics for a given source and mask combination during the OPC or SMO iterations, (i) the PW in the space of the selected process parameters (e.g., exposure dose and exposure focus) for the given source and mask on the current iteration can be determined, and (ii) a numerical calculation of the integrals is performed. Step (i) involves applying the OPC/SMO model for multiple combinations of the process conditions in order to determine the PW. For most process parameters, application of the OPC/SMO model for each combination of parameters involves the same time as it takes to apply this OPC/SMO model once (e.g., each time all calculations need to be performed with a new set of parameters from the very beginning).
  • For the case of a PW in exposure dose and exposure focus space (e.g., two parameters only), finding the PW on each OPC/SMO iteration involves applying the OPC/SMO model at multiple locations. To sample the shape of the PW, one can estimate that one will need Nd steps in exposure dose and Nf steps in exposure focus. This amounts to evaluation of the OPC/SMO model for Nd*Nf process conditions (e.g., Nd=Nf=10). For a simple resist model (or no resist models) the exposure dose/exposure focus pair differing only in a exposure dose value will involve a single application of the OPC/SMO model and then re-scaling its result for each dose value. Overall, determining the PW involves applying the OPC/SMO model Nf times.
  • Adverting to FIG. 3, FIG. 3 is a flowchart of a process for generating and evaluating one or more metrics for analyzing the design and manufacture of semiconductor devices, according to an exemplary embodiment. For the process of FIG. 3, the metric platform 201 performs the process and is implemented in, for instance, a chip set including a processor and a memory as shown in FIG. 6.
  • At step 301, the metric platform 201 determines two or more parameters associated with designing a semiconductor device. The parameters may be associated with the design and/or manufacture of a semiconductor device, such as, for example, exposure dose; exposure focus; mask bias; wafer film thickness, stack film thickness, and spin speeds to deposit such films; optical constants of the materials used in the wafer film stack; mask film stack thicknesses; optical constants of the mask film stack materials (e.g., molybdenum-silicon alloy (MoSi)); exposure wavelength; as well as other parameters. The determination of the two or more parameters may be based on an automatic selection by the metric platform 201 according to the parameters that are input to the metric platform 201. The determination alternatively may be based on a manual selection of the two or more parameters, such as by an operator or technician using the metric platform 201.
  • Upon determining the two or more parameters, at step 303, the metric platform 201 determines a PW associated with acceptable limits of the two or more parameters. Such as determination may based on the acceptable limits being provided to the metric platform 201, or the acceptable limits may be determined by the metric platform 201 based on one or more analyses associated with the parameters. As discussed above, as an example, a PW may be based on acceptable limits of exposure conditions where the width of the exposed features is within +/−10% of their target values, as well as exposure conditions that would result in an acceptable level of the resist loss during the development process, following the exposure. The intersection of these two areas constitutes the PW.
  • At step 305, the metric platform 201 applies a probability density function to the PW to generate a yield metric that relates the two or more parameters to the yield. The probability density function may be based on a Gaussian probability density function. According to the above disclosure, the probability density function can be applied to the PW according to uncorrelated normal distributions of errors for the two or more parameters, may be applied according to correlated distributions and spatially varying distributions for the two or more parameters, or may be applied according to any other distributions as discussed above. One example of the disclosed yield metric is described above with respect to Equation 2. The process disclosed with respect to FIG. 3 may be further modified by correlating distributions between the two or more parameters across two or more layers associated with the design and manufacture of a semiconductor device. Upon determining the yield metric, the metric can be used to relate the two or more parameters to the yield with respect to the design and/or manufacture of a semiconductor device.
  • Adverting to FIG. 4, FIG. 4 is a flowchart of a process for generating a best yield metric, according to an exemplary embodiment. For the process of FIG. 4, the metric platform 201 performs the process and is implemented in, for instance, a chip set including a processor and a memory as shown in FIG. 6.
  • In step 401, the metric platform 201 optimizes the two or more parameters to generate two or more optimal parameters. The optimization may be to obtain the optimal values of the two or more parameters. For the case of exposure dose and exposure focus, the optimization may generate the optimal exposure dose and the optimal exposure focus. The optimization may be based on one or more models for optimizing the parameters. Alternatively, the metric platform 201 may receive the optimal parameters, such as receiving the optimal parameters from the process parameter database 207.
  • At step 403, the metric platform 201 applies the probability density function based on the two or more optimal parameters. For example, the targeted exposure dose E0 and exposure focus F0 may be optimized and set to their optimal values, such as optimal exposure dose and optimal exposure focus. Subsequently, this best estimated layer yield is the highest possible estimated layer yield achievable for a process with a given PW defined by the selected optimal parameters. One example of the resulting best yield metric is disclosed above with respect to Equation 3.
  • Adverting to FIG. 5, FIG. 5 is a flowchart of a process for applying a yield metric as a cost function, according to an exemplary embodiment. For the process of FIG. 5, the metric platform 201 performs the process and is implemented in, for instance, a chip set including a processor and a memory as shown in FIG. 6.
  • In step 501, the metric platform 501 may evaluate a yield metric with respect to a process model, such as associated with evaluating correction and/or optimization of the design and/or manufacture of the semiconductor device. Examples of such a process model may be models associated with OPC and SMO. A model that evaluates the results of a lithography process for the two or more parameters can be further evaluated with respect to the yield metric.
  • In step 503, a value associated with the yield metric may maximized with respect to the process model to generate a cost function associated with yield. Maximizing the yield while minimizing the cost function allows for the generation of the best yield at the lowest cost. For example, the yield metric can be evaluated for a given target of exposure dose and exposure focus, and also standard deviations of the exposure dose and exposure focus errors. A cost function can then be set equal to the metric and an OPC or SMO model can be run so that the value of the cost function is maximized. According to this process, the layer yield can be maximized directly instead of relying on optimizing, for example, a weighted sum of squares of edge placement errors evaluated at several process conditions and hoping that such an optimization will also help to increase yield.
  • The processes of FIGS. 3 through 5 described herein may be implemented via software, hardware, firmware, or a combination thereof. Exemplary hardware (e.g., computing hardware) is schematically illustrated in FIG. 6. As shown, computer system 600 includes at least one processor 601, at least one memory 603, and at least one storage 605. Computer system 600 may be coupled to display 607 and one or more input devices 609, such as a keyboard and a pointing device. Display 607 may be utilized to provide one or more GUI interfaces. Input devices 609 may be utilized by users of computer system 600 to interact with, for instance, the GUI interfaces. Storage 605 may store applications 611, layout data (or information) or parameters 613, design plus rules 615, and at least one shape database (or repository) 617. Applications 611 may include instructions (or computer program code) that when executed by processor 601 cause computer system 600 to perform one or more processes, such as one or more of the processes described herein. In exemplary embodiments, applications 611 may include one or more manufacturability analysis and/or yield enhancement tools.
  • The embodiments of the present disclosure achieve several technical effects, including using the above-discussed metrics to select the best OPC or SMO results rather than basing such decisions on other metrics that do not directly relate to yield, evaluating PW metrics in a computationally efficient and non-iterative and deterministic way that are better suited for OPC and SMO models, and using OPC or SMO cost functions based on Equations 2 or 3 to directly maximize yield. The present disclosure enjoys industrial applicability associated with the designing and manufacturing of any of various types of highly integrated semiconductor devices used in microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras.
  • In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.

Claims (20)

What is claimed is:
1. A method comprising:
determining two or more parameters associated with designing a semiconductor device;
determining a process window associated with acceptable limits of the two or more parameters; and
applying a probability density function to the process window to generate a yield metric that relates the two or more parameters to yield.
2. The method according to claim 1, further comprising:
optimizing the two or more parameters to generate two or more optimal parameters; and
applying the probability density function based on the two or more optimal parameters.
3. The method according to claim 1, comprising:
applying the probability density function according to uncorrelated normal distributions for the two or more parameters.
4. The method according to claim 1, comprising:
applying the probability density function according to at least one of correlated distributions and spatially varying distributions for the two or more parameters.
5. The method according to claim 1, further comprising:
determining two or more layers associated with designing the semiconductor device; and
correlating distributions of the two or more parameters between the two or more layers.
6. The method according to claim 1, further comprising:
evaluating the yield metric with respect to at least one of an optical proximity correction (OPC) model and a source mask optimization (SMO) model.
7. The method according to claim 6, further comprising:
maximizing a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model.
8. The method according to claim 1, wherein the two or more parameters are exposure focus and exposure dosage.
9. The method according to claim 1, wherein the probability density function is a Gaussian probability density function.
10. An apparatus comprising:
at least one processor; and
at least one memory including computer program code for one or more programs, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus to perform at least the following,
determine two or more parameters associated with designing a semiconductor device;
determine a process window associated with acceptable limits of the two or more parameters; and
apply a probability density function to the process window to generate a yield metric that relates the two or more parameters to yield.
11. The apparatus according to claim 10, wherein the apparatus is further caused to:
optimize the two or more parameters to generate two or more optimal parameters; and
apply the probability density function based on the two or more optimal parameters.
12. The apparatus according to claim 10, wherein the apparatus is further caused to:
apply the probability density function according to uncorrelated normal distributions for the two or more parameters.
13. The apparatus according to claim 10, wherein the apparatus is further caused to:
apply the probability density function according to at least one of correlated distributions and spatially varying distributions for the two or more parameters.
14. The apparatus according to claim 10, wherein the apparatus is further caused to:
determine two or more layers associated with designing the semiconductor device; and
correlate distributions of the two or more parameters between the two or more layers.
15. The apparatus according to claim 10, wherein the apparatus is further caused to:
evaluate the yield metric with respect to at least one of an optical proximity correction (OPC) model and a source mask optimization (SMO) model.
16. The apparatus according to claim 15, wherein the apparatus is further caused to:
maximize a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model.
17. The apparatus according to claim 10, wherein the two or more parameters are exposure focus and exposure dosage.
18. The apparatus according to claim 10, wherein the probability density function is a Gaussian probability density function.
19. A method comprising:
determining one or more layers associated with designing the semiconductor device;
determining two or more parameters, including exposure dosage and exposure focus, associated with designing a semiconductor device, wherein one or more of the parameters are associated with one or more of the layers;
determining one or more process windows associated with acceptable limits of the two or more parameters; and
applying a Gaussian probability density function according to the one or more process windows to generate a yield metric that relates the two or more parameters to yield.
20. The method according to claim 19, further comprising:
evaluating the yield metric with respect to at least one of an optical proximity correction (OPC) model and a source mask optimization (SMO) model; and
maximizing a value associated with the yield metric with respect to the at least one of the OPC model and the SMO model to maximize a cost function.
US13/833,104 2013-03-15 2013-03-15 Method and apparatus for providing metric relating two or more process parameters to yield Expired - Fee Related US8856698B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/833,104 US8856698B1 (en) 2013-03-15 2013-03-15 Method and apparatus for providing metric relating two or more process parameters to yield

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/833,104 US8856698B1 (en) 2013-03-15 2013-03-15 Method and apparatus for providing metric relating two or more process parameters to yield

Publications (2)

Publication Number Publication Date
US20140282307A1 true US20140282307A1 (en) 2014-09-18
US8856698B1 US8856698B1 (en) 2014-10-07

Family

ID=51534580

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/833,104 Expired - Fee Related US8856698B1 (en) 2013-03-15 2013-03-15 Method and apparatus for providing metric relating two or more process parameters to yield

Country Status (1)

Country Link
US (1) US8856698B1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140358478A1 (en) * 2013-05-30 2014-12-04 Nvidia Corporation Multivariate yield calculator for wafer integrated circuit fabrication and method of use thereof
WO2018077651A1 (en) * 2016-10-26 2018-05-03 Asml Netherlands B.V. A method for optimization of a lithographic process
EP3339958A1 (en) * 2016-12-22 2018-06-27 ASML Netherlands B.V. A method for optimization of a lithographic process
WO2020114684A1 (en) * 2018-12-03 2020-06-11 Asml Netherlands B.V. Method of manufacturing devices
US11079687B2 (en) 2017-12-22 2021-08-03 Asml Netherlands B.V. Process window based on defect probability
US20230082858A1 (en) * 2020-02-12 2023-03-16 Asml Netherlands B.V. Method for controlling a manufacturing process and associated apparatuses

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9424388B2 (en) * 2014-12-17 2016-08-23 International Business Machines Corporation Dividing lithography exposure fields to improve semiconductor fabrication
US10656517B2 (en) 2016-01-20 2020-05-19 Mentor Graphics Corporation Pattern correction in multiple patterning steps
WO2020162979A1 (en) 2019-02-08 2020-08-13 Mentor Graphics Corporation Die yield assessment based on pattern-failure rate simulation

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833633A (en) * 1984-10-25 1989-05-23 University Of Rochester Opto-electronic random number generating system and computing systems based thereon
US5724487A (en) * 1995-07-07 1998-03-03 Streit; Roy L. Neural network for maximum likelihood classification with supervised and unsupervised training capability
US6647309B1 (en) * 2000-05-22 2003-11-11 Advanced Micro Devices, Inc. Method and apparatus for automated generation of test semiconductor wafers
US6757886B2 (en) * 2001-11-13 2004-06-29 International Business Machines Corporation Alternating phase shift mask design with optimized phase shapes
US7096074B2 (en) * 2002-05-30 2006-08-22 Insyst Ltd. Methods and apparatus for early fault detection and alert generation in a process
JP2006512758A (en) * 2002-12-30 2006-04-13 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Method for determining lithography parameters to optimize process windows
US6777147B1 (en) * 2003-05-21 2004-08-17 International Business Machines Corporation Method for evaluating the effects of multiple exposure processes in lithography
SG110121A1 (en) * 2003-09-10 2005-04-28 Asml Netherlands Bv Method for exposing a substrate and lithographic projection apparatus
WO2006009671A2 (en) * 2004-06-17 2006-01-26 Mustafa Celik Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations
US7293248B2 (en) * 2004-10-19 2007-11-06 International Business Machines Corporation System and method for accommodating non-Gaussian and non-linear sources of variation in statistical static timing analysis
US7697752B2 (en) * 2005-12-20 2010-04-13 General Instrument Corporation Method and apparatus for performing object detection
US7921383B1 (en) * 2006-01-11 2011-04-05 Olambda, Inc Photolithographic process simulation including efficient result computation for multiple process variation values
US8020120B2 (en) * 2007-10-01 2011-09-13 International Business Machines Corporation Layout quality gauge for integrated circuit design
NL2003699A (en) * 2008-12-18 2010-06-21 Brion Tech Inc Method and system for lithography process-window-maximixing optical proximity correction.
JP6292747B2 (en) * 2009-10-13 2018-03-14 ザ・チャールズ・スターク・ドレイパ・ラボラトリー・インコーポレイテッド Cell reprogramming including application to epigenetic and non-epigenetic based induced pluripotent stem cell induction
NL2006700A (en) * 2010-06-04 2011-12-06 Asml Netherlands Bv Method and apparatus for measuring a structure on a substrate, computer program products for implementing such methods & apparatus.
NL2007577A (en) * 2010-11-10 2012-05-14 Asml Netherlands Bv Optimization of source, mask and projection optics.

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140358478A1 (en) * 2013-05-30 2014-12-04 Nvidia Corporation Multivariate yield calculator for wafer integrated circuit fabrication and method of use thereof
WO2018077651A1 (en) * 2016-10-26 2018-05-03 Asml Netherlands B.V. A method for optimization of a lithographic process
US10802408B2 (en) 2016-10-26 2020-10-13 Asml Netherlands B.V. Method for optimization of a lithographic process
US11480884B2 (en) 2016-10-26 2022-10-25 Asml Netherlands B.V. Method for optimization of a lithographic process
EP3339958A1 (en) * 2016-12-22 2018-06-27 ASML Netherlands B.V. A method for optimization of a lithographic process
US11079687B2 (en) 2017-12-22 2021-08-03 Asml Netherlands B.V. Process window based on defect probability
US11822255B2 (en) 2017-12-22 2023-11-21 Asml Netherlands B.V. Process window based on defect probability
WO2020114684A1 (en) * 2018-12-03 2020-06-11 Asml Netherlands B.V. Method of manufacturing devices
CN113168115A (en) * 2018-12-03 2021-07-23 Asml荷兰有限公司 Method of manufacturing a device
US20210397172A1 (en) * 2018-12-03 2021-12-23 Asml Netherlands B.V. Method of manufacturing devices
US20230082858A1 (en) * 2020-02-12 2023-03-16 Asml Netherlands B.V. Method for controlling a manufacturing process and associated apparatuses
US11796920B2 (en) * 2020-02-12 2023-10-24 Asml Netherlands B.V. Method for controlling a manufacturing process and associated apparatuses

Also Published As

Publication number Publication date
US8856698B1 (en) 2014-10-07

Similar Documents

Publication Publication Date Title
US8856698B1 (en) Method and apparatus for providing metric relating two or more process parameters to yield
US9170481B2 (en) Sub-resolution assist feature implementation using shot optimization
JP5052620B2 (en) Method and computer program for designing a closed loop for a manufacturability process
US7886262B2 (en) System and method of maximizing integrated circuit manufacturing yield with fabrication process simulation driven layout optimization
US8473271B2 (en) Fast photolithography process simulation to predict remaining resist thickness
US9754068B2 (en) Method, computer readable storage medium and computer system for creating a layout of a photomask
US11061318B2 (en) Lithography model calibration
US9651856B2 (en) Source, target and mask optimization by incorporating contour based assessments and integration over process variations
US9672300B2 (en) Pattern generation method
US11640490B2 (en) Source mask optimization by process defects prediction
US9679086B2 (en) Method and apparatus for process window modeling
US11415897B2 (en) Calibrating stochastic signals in compact modeling
US10310372B1 (en) Full-chip hierarchical inverse lithography
CN110050230A (en) For estimating the model of stochastic variable
US20210263404A1 (en) Stochastic signal prediction in compact modeling
US8555209B2 (en) Method for fabricating a semiconductor device using a modeling algorithm to model the proximity effect from the sub-layer
TW202235999A (en) Stochastic-aware lithographic models for mask synthesis
US9223911B2 (en) Optical model employing phase transmission values for sub-resolution assist features
US9122160B2 (en) Method and apparatus for performing optical proximity and photomask correction
US9857693B1 (en) Lithography model calibration via cache-based niching genetic algorithms
US11270054B1 (en) Method and system for calculating printed area metric indicative of stochastic variations of the lithographic process
Lyons et al. Statistical analysis of the impact of 2D reticle variability on wafer variability in advanced EUV nodes using large-scale Monte Carlo simulations
US8572519B2 (en) Method and apparatus for reducing implant topography reflection effect
US11620426B2 (en) Automated system and method for circuit design
Zhao et al. Necessity of resist model in source mask optimization for negative tone development process

Legal Events

Date Code Title Description
AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LATYPOV, AZAT;REEL/FRAME:030018/0432

Effective date: 20130314

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

FP Expired due to failure to pay maintenance fee

Effective date: 20181007

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117