US20140264481A1 - Plug structure and process thereof - Google Patents
Plug structure and process thereof Download PDFInfo
- Publication number
- US20140264481A1 US20140264481A1 US13/802,917 US201313802917A US2014264481A1 US 20140264481 A1 US20140264481 A1 US 20140264481A1 US 201313802917 A US201313802917 A US 201313802917A US 2014264481 A1 US2014264481 A1 US 2014264481A1
- Authority
- US
- United States
- Prior art keywords
- plug
- layer
- dielectric layer
- forming
- structure according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates generally to a plug structure and a process thereof, and more specifically to a plug structure and a process thereof that removes parts of barrier layers by performing an argon sputtering process.
- Field effect transistors are important electronic devices in the fabrication of integrated circuits, and as the size of the semiconductor device becomes smaller and smaller, the fabrication of the transistors also improves and is constantly enhanced for fabricating transistors with smaller sizes and higher quality.
- agate structure is first formed on a substrate, and a lightly doped drain (LDD) is formed on the two corresponding sides of the gate structure.
- LDD lightly doped drain
- a spacer is formed on the sidewall of the gate structure and an ion implantation process is performed to form a source/drain within the substrate by utilizing the gate structure and spacer as a mask.
- contact plugs are often utilized for interconnection purposes.
- Each of the contact plugs include a surrounding barrier layer having a U-shaped cross-sectional profile, that is also formed below a low resistivity material to prevent the low resistivity material from diffusing outward to other areas.
- a surrounding barrier layer having a U-shaped cross-sectional profile, that is also formed below a low resistivity material to prevent the low resistivity material from diffusing outward to other areas.
- the present invention provides a plug structure and a process thereof, which performs a sputtering process to remove at least part of a bottom part of a barrier layer, to improve the performance of a formed semiconductor component.
- the present invention provides a plug structure including a first dielectric layer, a second dielectric layer, a barrier layer and a second plug.
- the first dielectric layer having a first plug therein is located on a substrate, wherein the first plug physically connects a source/drain in the substrate.
- the second dielectric layer having an opening exposing the first plug is located on the first dielectric layer.
- the barrier layer conformally covers the opening, wherein the barrier layer has a bottom part and a sidewall part, and the bottom part is a single layer and physically connects the first plug while the sidewall part is a dual layer.
- the second plug fills the opening and on the barrier layer.
- the present invention provides a method of forming a plug structure including the following steps.
- a substrate having a source/drain therein is provided.
- a first dielectric layer and a second dielectric layer are sequentially formed on the substrate, wherein the first dielectric layer has a first plug therein physically connecting the source/drain, and the second dielectric layer has an opening exposing the first plug.
- a barrier layer is formed to conformally cover the opening and the first plug.
- a first sputtering process is performed to remove at least part of a bottom part of the barrier layer while keeping a sidewall part of the barrier layer.
- a second plug is formed in the opening.
- the present invention provides a plug structure and a process thereof, which performs a first sputtering process to remove a bottom part of at least one layer of a barrier layer, so the contact resistance (Rc) between each of a first contact plug and a second contact plug can be reduced.
- the adhesion between the first contact plug and the second contact plug can be enhanced, and the top critical dimension (CD) of the barrier layer and the opening filling can be improved.
- FIGS. 1-6 schematically depict cross-sectional views of a method of forming a plug structure according to a first embodiment of the present invention.
- FIGS. 7-10 schematically depict cross-sectional views of a method of forming a plug structure according to a second embodiment of the present invention.
- FIG. 11 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention.
- FIG. 12 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention.
- FIGS. 1-6 schematically depict cross-sectional views of a method of forming a plug structure according to a first embodiment of the present invention.
- a substrate 110 is provided.
- the substrate 110 may be a semiconductor substrate such as a silicon substrate, a silicon containing substrate, a III-V group-on-silicon (such as GaN-on-silicon) substrate, a graphene-on-silicon substrate or a silicon-on-insulator (SOI) substrate.
- Isolation structures 10 are formed in the substrate 110 to electrically isolate each MOS transistor.
- a MOS transistor 120 is formed on/in the substrate 110 .
- the MOS transistor 120 may include a metal gate M on the substrate, and the metal gate M may includes a stacked structure including a dielectric layer 121 , a work function layer 122 and a low resistivity material 123 sequentially from bottom to top; a lightly doped source/drain 124 , a source/drain 125 and an epitaxial structure 126 are formed in the substrate 110 beside the metal gate M.
- the dielectric layer 121 may include a selective barrier layer (not shown) and a dielectric layer having a high dielectric constant, wherein the selective barrier layer may be an oxide layer formed through a thermal oxide process or a chemical oxide process etc, and the dielectric layer having a high dielectric constant may be the group selected from hafnium oxide (HfO2), hafnium silicon oxide (HfSiO4), hafnium silicon oxynitride (HfSiON), aluminum oxide (Al2O3), lanthanum oxide (La2O3), tantalum oxide (Ta2O5), yttrium oxide (Y2O3), zirconium oxide (ZrO2), strontium titanate oxide (SrTiO3), zirconium silicon oxide (ZrSiO4), hafnium zirconium oxide (HfZrO4), strontium bismuth tantalite (SrBi2Ta2O9, SBT), lead zirconate titanate (PbZrx
- the work function layer 122 may be a single layer or a multilayer, composed of titanium nitride (TiN), titanium carbide (TiC), tantalum nitride (TaN), tantalum carbide (TaC), tungsten carbide (WC), titanium aluminide (TiAl) or aluminum titanium nitride (TiAlN) or etc.
- the low resistivity material 123 may be composed of aluminum, tungsten, titanium aluminum (TiAl) alloy, cobalt tungsten phosphide (CoWP) or etc, but it is not limited thereto.
- Barrier layers may be selectively formed between the dielectric layer 121 , the work function layer 122 or the low resistivity material 123 , wherein the barrier layers may be single layers or multilayers composed of tantalum nitride (TaN) or titanium nitride (TiN) etc.
- the lightly doped source/drain 124 and the source/drain 125 may be doped by trivalent ions or pentavalent ions such as boron or phosphorus etc, depending upon the electrical type of the MOS transistor M.
- the epitaxial structure 126 maybe a silicon germanium epitaxial structure or a silicon carbide epitaxial structure etc.
- a contact etch stop layer 128 and a first dielectric layer 140 are located on the substrate 110 but exposing the metal gate M.
- the contact etch stop layer 128 and the first dielectric layer 140 may be formed by deposition and planarization after the source/drain 125 is formed and before the metal gate M is formed.
- the contact etch stop layer 128 may be a nitride layer or a doped nitride layer having a capability of inducing stresses to a gate channel C below the metal gate M; the first dielectric layer 140 may be an oxide layer, but it is not limited thereto.
- a cap layer 150 is formed on the first dielectric layer 140 .
- the cap layer 150 may be a nitride layer or a carbon-doped silicon nitride layer, but it is not limited thereto.
- first plugs 130 are formed in the cap layer 150 and the first dielectric layer 140 , and are physically connected to the source/drain 126 .
- a metal silicide 127 may be formed between the first plugs 130 and the source/drain 126 for buffering the source/drain 126 and the first plugs 130 .
- the first plug 130 may include a barrier layer 132 and a low resistivity material 134 .
- the barrier layer 132 is a U-shaped dual layer including a Ti layer 132 a and a TiN layer 132 b from bottom to top, but it is not limited thereto; in another embodiment, the barrier layer 132 may be a single layer or another multilayer.
- the low resistivity material 134 may be composed of copper or tungsten etc. Two first plugs 130 are described in this embodiment, but the number of first plugs 130 is not restricted thereto, depending upon the practical needs.
- the cap layer 150 is formed on the first dielectric layer 140 and covers the metal gate M to prevent it from being damaged by later performed processes, and the first plugs 130 extend to the cap layer 150 to be electrically connected to external circuits. Therefore, a top surface h1 of the first plugs 130 is higher than a top surface h2 of the metal gate M. Additionally, in another embodiment, the cap layer 150 may not be formed and the first plugs 130 may be on the same level as the metal gate M.
- a first cap layer and a second cap layer are formed on the first dielectric layer 140 from bottom to top; first plugs 130 are formed in these two cap layers and the first dielectric layer 140 , wherein the first plugs 130 physically connect the source/drain 125 ; thereafter, a metal silicide may be formed in the first plugs 130 , a dual layer having a U-shaped cross-sectional profile including a titanium layer and a titanium nitride layer is formed, a low resistivity material such as copper or tungsten is filled, and then a planarization step using a polishing solution having high etching selectivity to the first cap layer and the second cap layer is performed, so as to stop the polishing on the first cap layer, thereby improving the dishing effect of the chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- a second dielectric layer (not shown) entirely covers the cap layer 150 and then is patterned to form a second dielectric layer 160 on the cap layer 150 while having openings R1 exposing the first plugs 130 .
- Two openings R1 are formed in this embodiment to correspond to the two first plugs 130 , but the number of the openings R1 is not restricted thereto, but corresponds to the number of first plugs 130 .
- the first plugs 130 have metal oxide layers thereon.
- the metal oxide layers are native oxide layers formed when the first plugs 130 are exposed to the air during the transfer between different chambers, but it is not limited thereto.
- a second sputtering process P1 may be selectively performed to remove the metal oxide layers.
- the second sputtering process P1 is an argon (Ar) sputtering process, but it is not limited thereto.
- a barrier layer 170 ′ is formed to conformally cover the openings R1, the first plugs 130 and the second dielectric layer 160 , wherein the barrier layer 170 ′ includes a Ti layer 172 ′ a and a TiN layer 172 ′ b from bottom to top in this embodiment, but the barrier layer 170 ′ may be a single layer or another multilayer in another embodiment.
- a first sputtering process P2 is performed to remove a bottom part S1 and a top part T1 of the barrier layer 170 ′ but still keeping a sidewall part S2 of the barrier layer 170 ′, so as to form barrier layers 170 having a Ti layer 172 a and a TiN layer 172 b on the sidewall of the openings R1, as shown in FIG. 4 .
- the first sputtering process P2 is an argon (Ar) sputtering process to remove parts of the barrier layer 170 ′ without reacting with the barrier layer 170 ′, but it is not limited thereto. Furthermore, the first sputtering process P2 can remove oxide layers.
- the oxide layers are formed after the first plugs 130 are formed, and some of the oxide layers may still remain even after the second sputtering process P1 is performed, so the first sputtering process P2 can further remove the residues of the oxide layers.
- the first sputtering process P2 and the second sputtering process P1 are the same, so that the processes can be simplified by performing them in the same way.
- the formation of the barrier layer 170 ′ and the first sputtering process P2 are performed indifferent chambers. Even more, the formation of the Ti layer 172 ′ a , of the TiN layer 172 ′ b and the first sputtering process P2 are all performed in different chambers.
- the Ti layer 172 ′ a may be formed through a physical vapor deposition (PVD) process while the TiN layer 172 ′ b is formed through a chemical vapor deposition (CVD) process, but it is not limited thereto.
- PVD physical vapor deposition
- CVD chemical vapor deposition
- a low resistivity material 180 ′ is filled into the openings R1 and covers the second dielectric layer 160 . Then, the low resistivity material 180 ′ is planarized, so second plugs 180 are formed in the openings R1 as shown in FIG. 6 .
- the low resistivity material 180 ′ may be composed of copper or tungsten, and so do the second plugs 180 .
- the second plugs 180 physically contact the first plugs 130 . More specifically, the second plugs 180 having low resistivity materials are physically connected the low resistivity materials 134 of the two first plugs 130 . Thus, the number of the second plugs 180 corresponds to the number of the first plugs 130 .
- the second plugs 180 can directly contact the first plugs 130 physically. Therefore, the contact resistance Rc between the second plugs 180 and the first plugs 130 can be reduced. Moreover, the adhesivity of the second plugs 180 to the first plugs 130 is better than the adhesivity of the Ti layers 172 a to the first plugs 130 and the adhesivity of the TiN layers 172 b to the second plugs 180 .
- the top critical dimension (CD) of the barrier layer 170 can be improved, the openings R1 filling can be improved, and the seam in the second plugs 180 is reduced.
- the bottom part S1 of the barrier layer 170 ′ including the Ti layer 172 ′ a and the TiN layer 172 ′ b are all removed.
- the bottom part S1 of the barrier layer 170 ′ including the Ti layer 172 ′ a and the TiN layer 172 ′ b are all removed.
- only the bottom part of the Ti layer 172 ′ a is removed while the bottom part of the TiN layer 172 ′ b is kept, but the second embodiment still have the aforesaid advantages.
- FIGS. 7-10 schematically depict cross-sectional views of a method of forming a plug structure according to a second embodiment of the present invention.
- the first steps of the second embodiment are the same as the steps of FIGS. 1-2 .
- the steps may include: a first dielectric layer 140 having first plugs 130 therein is formed on a substrate 110 , wherein the first plugs 130 are physically connected to a source/drain 125 of a MOS transistor M in the substrate 110 .
- a second dielectric layer 160 having openings R1 exposing the first plugs 130 is formed on the first dielectric layer 140 . It is emphasized that the first plugs 130 have metal oxide layers thereon.
- the metal oxide layers are native oxide layers formed when the first plugs 130 are exposed to the air during the transfer between different chambers, but it is not limited thereto.
- a second sputtering process P1 may be selectively performed to remove the metal oxide layers.
- the second sputtering process P1 is an argon (Ar) sputtering process, but it is not limited thereto.
- a Ti layer 272 ′ a is formed to conformally cover the openings R1, the second dielectric layer 160 and the first plugs 130 .
- a first sputtering process P2 is performed to remove a bottom part S3 and a top part T2 of the Ti layer 272 ′ a while keeping a sidewall part S4 of the Ti layer 272 ′ a , and a Ti layer 272 a is therefore formed, as shown in FIG. 8 .
- the first sputtering process P2 is an argon (Ar) sputtering process for removing parts of the Ti layer 272 ′ a without reacting with the Ti layer 272 ′ a , but it is not limited thereto.
- the first sputtering process P2 can further remove oxide layers.
- the oxide layers are formed after the first plugs 130 are formed and some of the oxide layers may still remain even after the second sputtering process P1 is performed, so the first sputtering process P2 can further remove the residues of the oxide layers.
- the first sputtering process P2 and the second sputtering process P1 are the same, so that the processes can be simplified by performing them in the same way.
- the formation of the Ti layer 272 ′ a and the first sputtering process P2 are performed in different chambers.
- a TiN layer 272 ′ b is formed on the Ti layer 272 a , the first plugs 130 and the second dielectric layer 160 .
- a low resistivity material (not shown) is filled into the openings R1 and covers the second dielectric layer 160 .
- the low resistivity material (not shown) and the TiN layer 272 ′ b are planarized, so TiN layers 272 b and second plugs 280 are formed in the openings R2 as shown in FIG. 10 , wherein the TiN layers 272 b and the Ti layers 272 a constitute barrier layers 270 .
- the low resistivity material (not shown) maybe composed of copper or tungsten etc, and so do the second plugs 280 .
- the second plugs 280 are connected to the two first plugs 130 through bottom parts S5 of the TiN layer 272 b .
- each of the barrier layers 270 has a bottom part S5 and a sidewall part S6, and the bottom parts S5 are single layers which are physically connected to each of the first plugs 130 while the sidewall parts S6 are dual layers.
- the barrier layer 270 may be another multilayer with a bottom part of at least one of layers being removed by the first sputtering process P2.
- the contact resistance Rc between the second plugs 280 and the first plugs 130 can be reduced.
- the adhesivity of the TiN layer 272 b to the first plugs 130 is better than the adhesivity of the Ti layer 272 a to the first plugs 130 .
- the top critical dimension (CD) of the barrier layers 270 can be improved, the filling of the openings R1 can be improved, and the seam in the second plugs 280 is reduced.
- first embodiment and the second embodiment all use structures having the second contact plugs 180 / 280 being physically connected to the first contact plugs 130 only.
- present invention can also use other structures having the second contact plugs being physically connected to the first contact plugs and the metal gate, or the second contact plugs being physically connected to the metal gate only.
- FIG. 11 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention.
- the second contact plugs 180 are physically connected to the first contact plugs 130 , and the barrier layer 170 including the Ti layer 172 a and the TiN layer 172 b cover the sidewalls of the opening R1 just like in the first embodiment.
- a second contact plug 380 physically contacts a first contact plug 130 and the metal gate M, and a barrier layer 370 including a Ti layer 372 a and a TiN layer 372 b covering the sidewalls of a opening R3.
- This structure can also be formed by the method of the first embodiment, although the size of the opening R3 is larger than the size of the opening R1.
- the structure shown in FIG. 11 is formed by using the method of the first embodiment, but the structure having the second contact plug 380 physically contacting a first contact plug 130 and the metal gate M can also be formed by the method of the second embodiment.
- FIG. 12 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention.
- the second contact plugs 180 are physically connected to the first contact plugs 130 , and each of the barrier layer 170 including the Ti layer 172 a and the TiN layer 172 b cover the sidewalls of the opening R1, just like in the first embodiment.
- a second contact plug 480 physically contact the metal gate M, and a barrier layer 470 including a Ti layer 472 a and a TiN layer 472 b covering the sidewalls of a opening R4.
- This structure can also be formed by the method of the first embodiment, although the size of the opening R4 is smaller than the size of the opening R1.
- the structure shown in FIG. 12 is formed by using the method of the first embodiment, but the structure having the second contact plug 480 physically contacting the metal gate M only can also be formed by the method of the second embodiment.
- the present invention provides a plug structure and a process thereof, which performs a first sputtering process to remove a bottom part of at least one layer of a barrier layer, so the contact resistance between each of a first contact plug and a second contact plug can be reduced, the adhesivity between the first contact plug and the second contact plug can be enhanced and the top critical dimension (CD) of the barrier layer and the openings filling can be improved.
- a first sputtering process to remove a bottom part of at least one layer of a barrier layer, so the contact resistance between each of a first contact plug and a second contact plug can be reduced, the adhesivity between the first contact plug and the second contact plug can be enhanced and the top critical dimension (CD) of the barrier layer and the openings filling can be improved.
- CD top critical dimension
- oxide layers such as native oxide layers formed on the first contact plugs can be further removed by the first sputtering process.
- the oxide layers may be removed previously by a second sputtering process performed before the barrier layer is formed.
- the first sputtering process and the second sputtering process may be argon (Ar) sputtering processes to remove the barrier layer without reacting with it.
- the formation of the barrier layer and the first sputtering process are performed in different chambers. Even more, the formation of the layers of the barrier layer and the first sputtering process are all performed in different chambers.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to a plug structure and a process thereof, and more specifically to a plug structure and a process thereof that removes parts of barrier layers by performing an argon sputtering process.
- 2. Description of the Prior Art
- Field effect transistors are important electronic devices in the fabrication of integrated circuits, and as the size of the semiconductor device becomes smaller and smaller, the fabrication of the transistors also improves and is constantly enhanced for fabricating transistors with smaller sizes and higher quality. In the conventional method of fabricating transistors, agate structure is first formed on a substrate, and a lightly doped drain (LDD) is formed on the two corresponding sides of the gate structure. Then, a spacer is formed on the sidewall of the gate structure and an ion implantation process is performed to form a source/drain within the substrate by utilizing the gate structure and spacer as a mask. In order to incorporate the gate, source, and drain into the circuit, contact plugs are often utilized for interconnection purposes. Each of the contact plugs include a surrounding barrier layer having a U-shaped cross-sectional profile, that is also formed below a low resistivity material to prevent the low resistivity material from diffusing outward to other areas. As the miniaturization of semiconductor devices increases, filling the barrier layer and the low resistivity material into a contact hole has become an important issue to form the contact plug and maintaining or enhancing the performances of formed semiconductor devices as well.
- The present invention provides a plug structure and a process thereof, which performs a sputtering process to remove at least part of a bottom part of a barrier layer, to improve the performance of a formed semiconductor component.
- The present invention provides a plug structure including a first dielectric layer, a second dielectric layer, a barrier layer and a second plug. The first dielectric layer having a first plug therein is located on a substrate, wherein the first plug physically connects a source/drain in the substrate. The second dielectric layer having an opening exposing the first plug is located on the first dielectric layer. The barrier layer conformally covers the opening, wherein the barrier layer has a bottom part and a sidewall part, and the bottom part is a single layer and physically connects the first plug while the sidewall part is a dual layer. The second plug fills the opening and on the barrier layer.
- The present invention provides a method of forming a plug structure including the following steps. A substrate having a source/drain therein is provided. A first dielectric layer and a second dielectric layer are sequentially formed on the substrate, wherein the first dielectric layer has a first plug therein physically connecting the source/drain, and the second dielectric layer has an opening exposing the first plug. A barrier layer is formed to conformally cover the opening and the first plug. A first sputtering process is performed to remove at least part of a bottom part of the barrier layer while keeping a sidewall part of the barrier layer. A second plug is formed in the opening.
- According to the above, the present invention provides a plug structure and a process thereof, which performs a first sputtering process to remove a bottom part of at least one layer of a barrier layer, so the contact resistance (Rc) between each of a first contact plug and a second contact plug can be reduced. The adhesion between the first contact plug and the second contact plug can be enhanced, and the top critical dimension (CD) of the barrier layer and the opening filling can be improved.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIGS. 1-6 schematically depict cross-sectional views of a method of forming a plug structure according to a first embodiment of the present invention. -
FIGS. 7-10 schematically depict cross-sectional views of a method of forming a plug structure according to a second embodiment of the present invention. -
FIG. 11 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention. -
FIG. 12 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention. -
FIGS. 1-6 schematically depict cross-sectional views of a method of forming a plug structure according to a first embodiment of the present invention. As shown inFIG. 1 , asubstrate 110 is provided. Thesubstrate 110 may be a semiconductor substrate such as a silicon substrate, a silicon containing substrate, a III-V group-on-silicon (such as GaN-on-silicon) substrate, a graphene-on-silicon substrate or a silicon-on-insulator (SOI) substrate.Isolation structures 10 are formed in thesubstrate 110 to electrically isolate each MOS transistor. AMOS transistor 120 is formed on/in thesubstrate 110. TheMOS transistor 120 may include a metal gate M on the substrate, and the metal gate M may includes a stacked structure including adielectric layer 121, awork function layer 122 and alow resistivity material 123 sequentially from bottom to top; a lightly doped source/drain 124, a source/drain 125 and anepitaxial structure 126 are formed in thesubstrate 110 beside the metal gate M. Thedielectric layer 121 may include a selective barrier layer (not shown) and a dielectric layer having a high dielectric constant, wherein the selective barrier layer may be an oxide layer formed through a thermal oxide process or a chemical oxide process etc, and the dielectric layer having a high dielectric constant may be the group selected from hafnium oxide (HfO2), hafnium silicon oxide (HfSiO4), hafnium silicon oxynitride (HfSiON), aluminum oxide (Al2O3), lanthanum oxide (La2O3), tantalum oxide (Ta2O5), yttrium oxide (Y2O3), zirconium oxide (ZrO2), strontium titanate oxide (SrTiO3), zirconium silicon oxide (ZrSiO4), hafnium zirconium oxide (HfZrO4), strontium bismuth tantalite (SrBi2Ta2O9, SBT), lead zirconate titanate (PbZrxTil-xO3, PZT) and bariumstrontiumtitanate (BaxSrl-xTiO3, BST). Thework function layer 122 may be a single layer or a multilayer, composed of titanium nitride (TiN), titanium carbide (TiC), tantalum nitride (TaN), tantalum carbide (TaC), tungsten carbide (WC), titanium aluminide (TiAl) or aluminum titanium nitride (TiAlN) or etc. Thelow resistivity material 123 may be composed of aluminum, tungsten, titanium aluminum (TiAl) alloy, cobalt tungsten phosphide (CoWP) or etc, but it is not limited thereto. Barrier layers (not shown) may be selectively formed between thedielectric layer 121, thework function layer 122 or thelow resistivity material 123, wherein the barrier layers may be single layers or multilayers composed of tantalum nitride (TaN) or titanium nitride (TiN) etc. The lightly doped source/drain 124 and the source/drain 125 may be doped by trivalent ions or pentavalent ions such as boron or phosphorus etc, depending upon the electrical type of the MOS transistor M. Theepitaxial structure 126 maybe a silicon germanium epitaxial structure or a silicon carbide epitaxial structure etc. - A contact
etch stop layer 128 and a firstdielectric layer 140 are located on thesubstrate 110 but exposing the metal gate M. The contactetch stop layer 128 and the firstdielectric layer 140 may be formed by deposition and planarization after the source/drain 125 is formed and before the metal gate M is formed. The contactetch stop layer 128 may be a nitride layer or a doped nitride layer having a capability of inducing stresses to a gate channel C below the metal gate M; the firstdielectric layer 140 may be an oxide layer, but it is not limited thereto. Then, acap layer 150 is formed on the firstdielectric layer 140. Thecap layer 150 may be a nitride layer or a carbon-doped silicon nitride layer, but it is not limited thereto. - Thereafter,
first plugs 130 are formed in thecap layer 150 and the firstdielectric layer 140, and are physically connected to the source/drain 126. Ametal silicide 127 may be formed between thefirst plugs 130 and the source/drain 126 for buffering the source/drain 126 and thefirst plugs 130. Thefirst plug 130 may include abarrier layer 132 and alow resistivity material 134. Thebarrier layer 132 is a U-shaped dual layer including aTi layer 132 a and aTiN layer 132 b from bottom to top, but it is not limited thereto; in another embodiment, thebarrier layer 132 may be a single layer or another multilayer. Thelow resistivity material 134 may be composed of copper or tungsten etc. Twofirst plugs 130 are described in this embodiment, but the number offirst plugs 130 is not restricted thereto, depending upon the practical needs. - In this embodiment, the
cap layer 150 is formed on the firstdielectric layer 140 and covers the metal gate M to prevent it from being damaged by later performed processes, and thefirst plugs 130 extend to thecap layer 150 to be electrically connected to external circuits. Therefore, a top surface h1 of thefirst plugs 130 is higher than a top surface h2 of the metal gate M. Additionally, in another embodiment, thecap layer 150 may not be formed and thefirst plugs 130 may be on the same level as the metal gate M. In another embodiment, a first cap layer and a second cap layer are formed on the firstdielectric layer 140 from bottom to top;first plugs 130 are formed in these two cap layers and the firstdielectric layer 140, wherein thefirst plugs 130 physically connect the source/drain 125; thereafter, a metal silicide may be formed in thefirst plugs 130, a dual layer having a U-shaped cross-sectional profile including a titanium layer and a titanium nitride layer is formed, a low resistivity material such as copper or tungsten is filled, and then a planarization step using a polishing solution having high etching selectivity to the first cap layer and the second cap layer is performed, so as to stop the polishing on the first cap layer, thereby improving the dishing effect of the chemical mechanical polishing (CMP). - As shown in
FIG. 2 , a second dielectric layer (not shown) entirely covers thecap layer 150 and then is patterned to form a seconddielectric layer 160 on thecap layer 150 while having openings R1 exposing thefirst plugs 130. Two openings R1 are formed in this embodiment to correspond to the twofirst plugs 130, but the number of the openings R1 is not restricted thereto, but corresponds to the number offirst plugs 130. It is emphasized that, thefirst plugs 130 have metal oxide layers thereon. In this embodiment, the metal oxide layers are native oxide layers formed when thefirst plugs 130 are exposed to the air during the transfer between different chambers, but it is not limited thereto. Thus, a second sputtering process P1 may be selectively performed to remove the metal oxide layers. In this embodiment, the second sputtering process P1 is an argon (Ar) sputtering process, but it is not limited thereto. - As shown in
FIG. 3 , abarrier layer 170′ is formed to conformally cover the openings R1, thefirst plugs 130 and the seconddielectric layer 160, wherein thebarrier layer 170′ includes a Ti layer 172′ a and a TiN layer 172′b from bottom to top in this embodiment, but thebarrier layer 170′ may be a single layer or another multilayer in another embodiment. - A first sputtering process P2 is performed to remove a bottom part S1 and a top part T1 of the
barrier layer 170′ but still keeping a sidewall part S2 of thebarrier layer 170′, so as to formbarrier layers 170 having aTi layer 172 a and aTiN layer 172 b on the sidewall of the openings R1, as shown inFIG. 4 . In a preferred case, the first sputtering process P2 is an argon (Ar) sputtering process to remove parts of thebarrier layer 170′ without reacting with thebarrier layer 170′, but it is not limited thereto. Furthermore, the first sputtering process P2 can remove oxide layers. The oxide layers are formed after thefirst plugs 130 are formed, and some of the oxide layers may still remain even after the second sputtering process P1 is performed, so the first sputtering process P2 can further remove the residues of the oxide layers. In one case, the first sputtering process P2 and the second sputtering process P1 are the same, so that the processes can be simplified by performing them in the same way. Preferably, the formation of thebarrier layer 170′ and the first sputtering process P2 are performed indifferent chambers. Even more, the formation of the Ti layer 172′a, of the TiN layer 172′b and the first sputtering process P2 are all performed in different chambers. More precisely, the Ti layer 172′a may be formed through a physical vapor deposition (PVD) process while the TiN layer 172′b is formed through a chemical vapor deposition (CVD) process, but it is not limited thereto. - As shown in
FIG. 5 , alow resistivity material 180′ is filled into the openings R1 and covers thesecond dielectric layer 160. Then, thelow resistivity material 180′ is planarized, sosecond plugs 180 are formed in the openings R1 as shown inFIG. 6 . Thelow resistivity material 180′ may be composed of copper or tungsten, and so do the second plugs 180. The second plugs 180 physically contact the first plugs 130. More specifically, thesecond plugs 180 having low resistivity materials are physically connected thelow resistivity materials 134 of the twofirst plugs 130. Thus, the number of thesecond plugs 180 corresponds to the number of the first plugs 130. - Accordingly, due to the bottom part S1 of the
barrier layer 170′ being removed by the first sputtering process P2, thesecond plugs 180 can directly contact thefirst plugs 130 physically. Therefore, the contact resistance Rc between thesecond plugs 180 and thefirst plugs 130 can be reduced. Moreover, the adhesivity of thesecond plugs 180 to thefirst plugs 130 is better than the adhesivity of the Ti layers 172 a to thefirst plugs 130 and the adhesivity of the TiN layers 172 b to the second plugs 180. The top critical dimension (CD) of thebarrier layer 170 can be improved, the openings R1 filling can be improved, and the seam in thesecond plugs 180 is reduced. - In this embodiment, the bottom part S1 of the
barrier layer 170′ including the Ti layer 172′ a and the TiN layer 172′b are all removed. However, in a second embodiment described in the following, only the bottom part of the Ti layer 172′ a is removed while the bottom part of the TiN layer 172′b is kept, but the second embodiment still have the aforesaid advantages. -
FIGS. 7-10 schematically depict cross-sectional views of a method of forming a plug structure according to a second embodiment of the present invention. The first steps of the second embodiment are the same as the steps ofFIGS. 1-2 . The steps may include: a firstdielectric layer 140 havingfirst plugs 130 therein is formed on asubstrate 110, wherein thefirst plugs 130 are physically connected to a source/drain 125 of a MOS transistor M in thesubstrate 110. Asecond dielectric layer 160 having openings R1 exposing thefirst plugs 130 is formed on thefirst dielectric layer 140. It is emphasized that thefirst plugs 130 have metal oxide layers thereon. In this embodiment, the metal oxide layers are native oxide layers formed when thefirst plugs 130 are exposed to the air during the transfer between different chambers, but it is not limited thereto. Thus, a second sputtering process P1 may be selectively performed to remove the metal oxide layers. In this embodiment, the second sputtering process P1 is an argon (Ar) sputtering process, but it is not limited thereto. - Then, as shown in
FIG. 7 , a Ti layer 272′ a is formed to conformally cover the openings R1, thesecond dielectric layer 160 and the first plugs 130. Thereafter, a first sputtering process P2 is performed to remove a bottom part S3 and a top part T2 of the Ti layer 272′a while keeping a sidewall part S4 of the Ti layer 272′a, and aTi layer 272 a is therefore formed, as shown inFIG. 8 . The first sputtering process P2 is an argon (Ar) sputtering process for removing parts of the Ti layer 272′a without reacting with the Ti layer 272′a, but it is not limited thereto. The first sputtering process P2 can further remove oxide layers. The oxide layers are formed after thefirst plugs 130 are formed and some of the oxide layers may still remain even after the second sputtering process P1 is performed, so the first sputtering process P2 can further remove the residues of the oxide layers. In one case, the first sputtering process P2 and the second sputtering process P1 are the same, so that the processes can be simplified by performing them in the same way. Preferably, the formation of the Ti layer 272′ a and the first sputtering process P2 are performed in different chambers. - As shown in
FIG. 9 , a TiN layer 272′b is formed on theTi layer 272 a, thefirst plugs 130 and thesecond dielectric layer 160. Then, a low resistivity material (not shown) is filled into the openings R1 and covers thesecond dielectric layer 160. The low resistivity material (not shown) and the TiN layer 272′b are planarized, so TiN layers 272 b andsecond plugs 280 are formed in the openings R2 as shown inFIG. 10 , wherein the TiN layers 272 b and the Ti layers 272 a constitute barrier layers 270. The low resistivity material (not shown) maybe composed of copper or tungsten etc, and so do the second plugs 280. The second plugs 280 are connected to the twofirst plugs 130 through bottom parts S5 of the TiN layer 272 b. In this embodiment, each of the barrier layers 270 has a bottom part S5 and a sidewall part S6, and the bottom parts S5 are single layers which are physically connected to each of thefirst plugs 130 while the sidewall parts S6 are dual layers. - In another embodiment, the
barrier layer 270 may be another multilayer with a bottom part of at least one of layers being removed by the first sputtering process P2. - Accordingly, since the bottom part of the Ti layer 272′ a is removed by the first sputtering process P2, the contact resistance Rc between the
second plugs 280 and thefirst plugs 130 can be reduced. Moreover, the adhesivity of the TiN layer 272 b to thefirst plugs 130 is better than the adhesivity of theTi layer 272 a to the first plugs 130. The top critical dimension (CD) of the barrier layers 270 can be improved, the filling of the openings R1 can be improved, and the seam in thesecond plugs 280 is reduced. - Above all, the first embodiment and the second embodiment all use structures having the second contact plugs 180/280 being physically connected to the first contact plugs 130 only. However, the present invention can also use other structures having the second contact plugs being physically connected to the first contact plugs and the metal gate, or the second contact plugs being physically connected to the metal gate only.
-
FIG. 11 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention. As shown inFIG. 11 , the second contact plugs 180 are physically connected to the first contact plugs 130, and thebarrier layer 170 including theTi layer 172 a and theTiN layer 172 b cover the sidewalls of the opening R1 just like in the first embodiment. The difference is that asecond contact plug 380 physically contacts afirst contact plug 130 and the metal gate M, and abarrier layer 370 including aTi layer 372 a and aTiN layer 372 b covering the sidewalls of a opening R3. This structure can also be formed by the method of the first embodiment, although the size of the opening R3 is larger than the size of the opening R1. Furthermore, the structure shown inFIG. 11 is formed by using the method of the first embodiment, but the structure having thesecond contact plug 380 physically contacting afirst contact plug 130 and the metal gate M can also be formed by the method of the second embodiment. -
FIG. 12 schematically depicts a cross-sectional view of a plug structure according to an embodiment of the present invention. As shown inFIG. 12 , the second contact plugs 180 are physically connected to the first contact plugs 130, and each of thebarrier layer 170 including theTi layer 172 a and theTiN layer 172 b cover the sidewalls of the opening R1, just like in the first embodiment. The difference is that asecond contact plug 480 physically contact the metal gate M, and abarrier layer 470 including aTi layer 472 a and aTiN layer 472 b covering the sidewalls of a opening R4. This structure can also be formed by the method of the first embodiment, although the size of the opening R4 is smaller than the size of the opening R1. Furthermore, the structure shown inFIG. 12 is formed by using the method of the first embodiment, but the structure having thesecond contact plug 480 physically contacting the metal gate M only can also be formed by the method of the second embodiment. - To summarize, the present invention provides a plug structure and a process thereof, which performs a first sputtering process to remove a bottom part of at least one layer of a barrier layer, so the contact resistance between each of a first contact plug and a second contact plug can be reduced, the adhesivity between the first contact plug and the second contact plug can be enhanced and the top critical dimension (CD) of the barrier layer and the openings filling can be improved.
- Moreover, as the bottom parts of all layers of the barrier layer are removed, oxide layers such as native oxide layers formed on the first contact plugs can be further removed by the first sputtering process. Or, the oxide layers may be removed previously by a second sputtering process performed before the barrier layer is formed. Preferably, the first sputtering process and the second sputtering process may be argon (Ar) sputtering processes to remove the barrier layer without reacting with it. Furthermore, the formation of the barrier layer and the first sputtering process are performed in different chambers. Even more, the formation of the layers of the barrier layer and the first sputtering process are all performed in different chambers.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/802,917 US8836129B1 (en) | 2013-03-14 | 2013-03-14 | Plug structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/802,917 US8836129B1 (en) | 2013-03-14 | 2013-03-14 | Plug structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US8836129B1 US8836129B1 (en) | 2014-09-16 |
US20140264481A1 true US20140264481A1 (en) | 2014-09-18 |
Family
ID=51493365
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/802,917 Active US8836129B1 (en) | 2013-03-14 | 2013-03-14 | Plug structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US8836129B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9583486B1 (en) * | 2015-11-19 | 2017-02-28 | International Business Machines Corporation | Stable work function for narrow-pitch devices |
CN107665860A (en) * | 2016-07-28 | 2018-02-06 | 格罗方德半导体公司 | IC structures with interface and forming method thereof |
US11588039B2 (en) * | 2017-09-13 | 2023-02-21 | Samsung Electronics Co., Ltd. | Semiconductor device |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9153483B2 (en) | 2013-10-30 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of semiconductor integrated circuit fabrication |
US9997632B2 (en) * | 2015-12-15 | 2018-06-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin-type field effect transistor device and manufacturing method thereof |
US9741812B1 (en) * | 2016-02-24 | 2017-08-22 | International Business Machines Corporation | Dual metal interconnect structure |
US10283406B2 (en) * | 2017-01-23 | 2019-05-07 | International Business Machines Corporation | Fabrication of self-aligned gate contacts and source/drain contacts directly above gate electrodes and source/drains |
US10186456B2 (en) * | 2017-04-20 | 2019-01-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming contact plugs with reduced corrosion |
US10141225B2 (en) | 2017-04-28 | 2018-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gates of transistors having reduced resistivity |
US20220336367A1 (en) * | 2021-04-15 | 2022-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming Liners to Facilitate The Formation of Copper-Containing Vias in Advanced Technology Nodes |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563096A (en) | 1995-11-20 | 1996-10-08 | Digital Equipment Corporation | Semiconductor device fabrication with planar gate interconnect surface |
JP3311244B2 (en) | 1996-07-15 | 2002-08-05 | 株式会社東芝 | Basic cell library and method of forming the same |
US5896870A (en) | 1997-03-11 | 1999-04-27 | International Business Machines Corporation | Method of removing slurry particles |
JP2000150647A (en) | 1998-11-11 | 2000-05-30 | Sony Corp | Wiring structure and its manufacture |
US5950090A (en) | 1998-11-16 | 1999-09-07 | United Microelectronics Corp. | Method for fabricating a metal-oxide semiconductor transistor |
KR100378180B1 (en) | 2000-05-22 | 2003-03-29 | 삼성전자주식회사 | Slurry for chemical mechanical polishing process and method of manufacturing semiconductor device using the same |
US6372605B1 (en) | 2000-06-26 | 2002-04-16 | Agere Systems Guardian Corp. | Additional etching to decrease polishing time for shallow-trench isolation in semiconductor processing |
US6498091B1 (en) * | 2000-11-01 | 2002-12-24 | Applied Materials, Inc. | Method of using a barrier sputter reactor to remove an underlying barrier layer |
US6664190B2 (en) | 2001-09-14 | 2003-12-16 | Chartered Semiconductor Manufacturing Ltd. | Pre STI-CMP planarization scheme |
JP2003277734A (en) | 2001-12-31 | 2003-10-02 | Hynix Semiconductor Inc | Cmp (chemical mechanical polishing) slurry for metal and method for forming metal wiring contact plug of semiconductor element using the same |
JP4343571B2 (en) * | 2002-07-31 | 2009-10-14 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
JP4212861B2 (en) | 2002-09-30 | 2009-01-21 | 株式会社フジミインコーポレーテッド | Polishing composition and silicon wafer polishing method using the same, and rinsing composition and silicon wafer rinsing method using the same |
US7195535B1 (en) | 2004-07-22 | 2007-03-27 | Applied Materials, Inc. | Metrology for chemical mechanical polishing |
US7166506B2 (en) | 2004-12-17 | 2007-01-23 | Intel Corporation | Poly open polish process |
TWI372108B (en) | 2005-04-06 | 2012-09-11 | Rohm & Haas Elect Mat | Method for forming a porous reaction injection molded chemical mechanical polishing pad |
US7525197B2 (en) * | 2006-07-31 | 2009-04-28 | Intel Corporation | Barrier process/structure for transistor trench contact applications |
KR100959445B1 (en) * | 2007-12-17 | 2010-05-25 | 주식회사 동부하이텍 | Capacitor of Semiconductor Device and Method for Manufacturing Thereof |
US7838366B2 (en) | 2008-04-11 | 2010-11-23 | United Microelectronics Corp. | Method for fabricating a metal gate structure |
JP5353109B2 (en) * | 2008-08-15 | 2013-11-27 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
JP2011035237A (en) * | 2009-08-04 | 2011-02-17 | Toshiba Corp | Method of manufacturing semiconductor device, and semiconductor device |
US8531033B2 (en) * | 2009-09-07 | 2013-09-10 | Advanced Interconnect Materials, Llc | Contact plug structure, semiconductor device, and method for forming contact plug |
US8378428B2 (en) * | 2010-09-29 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate structure of a semiconductor device |
KR101934045B1 (en) * | 2012-03-22 | 2019-01-02 | 삼성전자주식회사 | Semiconductor devices and methods of manufacturing a semiconductor device |
US8941239B2 (en) * | 2012-04-13 | 2015-01-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Copper interconnect structure and method for forming the same |
-
2013
- 2013-03-14 US US13/802,917 patent/US8836129B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9583486B1 (en) * | 2015-11-19 | 2017-02-28 | International Business Machines Corporation | Stable work function for narrow-pitch devices |
CN107665860A (en) * | 2016-07-28 | 2018-02-06 | 格罗方德半导体公司 | IC structures with interface and forming method thereof |
TWI675436B (en) * | 2016-07-28 | 2019-10-21 | 美商格羅方德半導體公司 | Ic structure with interface liner and methods of forming same |
US10553478B2 (en) | 2016-07-28 | 2020-02-04 | Globalfoundries Inc. | IC structure with interface liner and methods of forming same |
US11588039B2 (en) * | 2017-09-13 | 2023-02-21 | Samsung Electronics Co., Ltd. | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US8836129B1 (en) | 2014-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8836129B1 (en) | Plug structure | |
US9431505B2 (en) | Method of making a gate structure | |
US9093285B2 (en) | Semiconductor structure and process thereof | |
US9006072B2 (en) | Method of forming metal silicide layer | |
US10068797B2 (en) | Semiconductor process for forming plug | |
US8951855B2 (en) | Manufacturing method for semiconductor device having metal gate | |
US9711411B2 (en) | Semiconductor device and method for fabricating the same | |
KR20190024625A (en) | Semiconductor device and method | |
US10262894B2 (en) | FinFET device and method for forming the same | |
US20150118836A1 (en) | Method of fabricating semiconductor device | |
US9064814B2 (en) | Semiconductor structure having metal gate and manufacturing method thereof | |
US20160071800A1 (en) | Semiconductor structure and process thereof | |
US8772159B2 (en) | Method of fabricating electrical contact | |
US20140264480A1 (en) | Semiconductor device and method of forming the same | |
CN109994537B (en) | Semiconductor element and manufacturing method thereof | |
CN105826174B (en) | Semiconductor device and method for fabricating the same | |
US8710593B2 (en) | Resistor and manufacturing method thereof | |
US20150079780A1 (en) | Method of forming semiconductor structure | |
US8962490B1 (en) | Method for fabricating semiconductor device | |
CN107710412B (en) | The method of ferroelectric RAM is manufactured on the bottom electrode and barrier oxide layer being pre-patterned | |
CN111554659B (en) | Plug structure and manufacturing process thereof | |
US9543195B1 (en) | Semiconductor process | |
US10283412B2 (en) | Semiconductor device and fabrication method thereof | |
TWI581433B (en) | Semiconductor structure and process thereof | |
TW201428855A (en) | Method for forming interdielectric layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUNG, CHING-WEN;HUANG, CHIH-SEN;TSAO, PO-CHAO;REEL/FRAME:029992/0725 Effective date: 20130314 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |