US20140252564A1 - Process for Structuring Silicon - Google Patents
Process for Structuring Silicon Download PDFInfo
- Publication number
- US20140252564A1 US20140252564A1 US14/286,581 US201414286581A US2014252564A1 US 20140252564 A1 US20140252564 A1 US 20140252564A1 US 201414286581 A US201414286581 A US 201414286581A US 2014252564 A1 US2014252564 A1 US 2014252564A1
- Authority
- US
- United States
- Prior art keywords
- silicon
- etching
- metal
- substrate
- etch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 65
- 239000010703 silicon Substances 0.000 title claims abstract description 65
- 238000000034 method Methods 0.000 title abstract description 66
- 230000008569 process Effects 0.000 title abstract description 41
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 18
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 13
- 238000005530 etching Methods 0.000 abstract description 29
- 229910052751 metal Inorganic materials 0.000 abstract description 28
- 239000002184 metal Substances 0.000 abstract description 28
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 abstract description 20
- 239000002070 nanowire Substances 0.000 abstract description 19
- 239000007800 oxidant agent Substances 0.000 abstract description 10
- 239000007864 aqueous solution Substances 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 17
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 13
- 229910052709 silver Inorganic materials 0.000 description 13
- 239000004332 silver Substances 0.000 description 12
- 239000000243 solution Substances 0.000 description 12
- 230000004888 barrier function Effects 0.000 description 10
- 239000000463 material Substances 0.000 description 9
- 230000008901 benefit Effects 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 7
- 238000001020 plasma etching Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 238000003491 array Methods 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 244000025254 Cannabis sativa Species 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000010410 layer Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- 230000005587 bubbling Effects 0.000 description 3
- WGLPBDUCMAPZCE-UHFFFAOYSA-N chromium trioxide Inorganic materials O=[Cr](=O)=O WGLPBDUCMAPZCE-UHFFFAOYSA-N 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000005459 micromachining Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- SQGYOTSLMSWVJD-UHFFFAOYSA-N silver(1+) nitrate Chemical compound [Ag+].[O-]N(=O)=O SQGYOTSLMSWVJD-UHFFFAOYSA-N 0.000 description 3
- 230000003746 surface roughness Effects 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000008367 deionised water Substances 0.000 description 2
- 229910021641 deionized water Inorganic materials 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- LZDSILRDTDCIQT-UHFFFAOYSA-N dinitrogen trioxide Chemical compound [O-][N+](=O)N=O LZDSILRDTDCIQT-UHFFFAOYSA-N 0.000 description 2
- 239000012530 fluid Substances 0.000 description 2
- 239000002105 nanoparticle Substances 0.000 description 2
- 229940031182 nanoparticles iron oxide Drugs 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- VLTRZXGMWDSKGL-UHFFFAOYSA-N perchloric acid Chemical compound OCl(=O)(=O)=O VLTRZXGMWDSKGL-UHFFFAOYSA-N 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 239000004038 photonic crystal Substances 0.000 description 2
- XXQBEVHPUKOQEO-UHFFFAOYSA-N potassium superoxide Chemical compound [K+].[K+].[O-][O-] XXQBEVHPUKOQEO-UHFFFAOYSA-N 0.000 description 2
- 230000009257 reactivity Effects 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- BZSXEZOLBIJVQK-UHFFFAOYSA-N 2-methylsulfonylbenzoic acid Chemical compound CS(=O)(=O)C1=CC=CC=C1C(O)=O BZSXEZOLBIJVQK-UHFFFAOYSA-N 0.000 description 1
- GDDNTTHUKVNJRA-UHFFFAOYSA-N 3-bromo-3,3-difluoroprop-1-ene Chemical compound FC(F)(Br)C=C GDDNTTHUKVNJRA-UHFFFAOYSA-N 0.000 description 1
- XWNSFEAWWGGSKJ-UHFFFAOYSA-N 4-acetyl-4-methylheptanedinitrile Chemical compound N#CCCC(C)(C(=O)C)CCC#N XWNSFEAWWGGSKJ-UHFFFAOYSA-N 0.000 description 1
- QGZKDVFQNNGYKY-UHFFFAOYSA-O Ammonium Chemical compound [NH4+] QGZKDVFQNNGYKY-UHFFFAOYSA-O 0.000 description 1
- OMPJBNCRMGITSC-UHFFFAOYSA-N Benzoylperoxide Chemical compound C=1C=CC=CC=1C(=O)OOC(=O)C1=CC=CC=C1 OMPJBNCRMGITSC-UHFFFAOYSA-N 0.000 description 1
- 238000009623 Bosch process Methods 0.000 description 1
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 description 1
- ZKQDCIXGCQPQNV-UHFFFAOYSA-N Calcium hypochlorite Chemical compound [Ca+2].Cl[O-].Cl[O-] ZKQDCIXGCQPQNV-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical group O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- SPAGIJMPHSUYSE-UHFFFAOYSA-N Magnesium peroxide Chemical compound [Mg+2].[O-][O-] SPAGIJMPHSUYSE-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 239000004793 Polystyrene Substances 0.000 description 1
- 239000004153 Potassium bromate Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- ZJRXSAYFZMGQFP-UHFFFAOYSA-N barium peroxide Chemical compound [Ba+2].[O-][O-] ZJRXSAYFZMGQFP-UHFFFAOYSA-N 0.000 description 1
- 239000011324 bead Substances 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 235000019400 benzoyl peroxide Nutrition 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229920001400 block copolymer Polymers 0.000 description 1
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 description 1
- 229910052794 bromium Inorganic materials 0.000 description 1
- YALMXYPQBUJUME-UHFFFAOYSA-L calcium chlorate Chemical compound [Ca+2].[O-]Cl(=O)=O.[O-]Cl(=O)=O YALMXYPQBUJUME-UHFFFAOYSA-L 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- KRVSOGSZCMJSLX-UHFFFAOYSA-L chromic acid Substances O[Cr](O)(=O)=O KRVSOGSZCMJSLX-UHFFFAOYSA-L 0.000 description 1
- 229940117975 chromium trioxide Drugs 0.000 description 1
- GAMDZJFZMJECOS-UHFFFAOYSA-N chromium(6+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Cr+6] GAMDZJFZMJECOS-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010141 design making Methods 0.000 description 1
- 238000012377 drug delivery Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 239000000446 fuel Substances 0.000 description 1
- AWJWCTOOIBYHON-UHFFFAOYSA-N furo[3,4-b]pyrazine-5,7-dione Chemical compound C1=CN=C2C(=O)OC(=O)C2=N1 AWJWCTOOIBYHON-UHFFFAOYSA-N 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 229910052500 inorganic mineral Inorganic materials 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- PNDPGZBMCMUPRI-UHFFFAOYSA-N iodine Chemical compound II PNDPGZBMCMUPRI-UHFFFAOYSA-N 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002032 lab-on-a-chip Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229960004995 magnesium peroxide Drugs 0.000 description 1
- 239000008204 material by function Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000002923 metal particle Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000011707 mineral Substances 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 125000002524 organometallic group Chemical group 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 150000002978 peroxides Chemical class 0.000 description 1
- 230000021715 photosynthesis, light harvesting Effects 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920002223 polystyrene Polymers 0.000 description 1
- 229910021426 porous silicon Inorganic materials 0.000 description 1
- 235000019396 potassium bromate Nutrition 0.000 description 1
- 229940094037 potassium bromate Drugs 0.000 description 1
- VKJKEPKFPUWCAS-UHFFFAOYSA-M potassium chlorate Chemical compound [K+].[O-]Cl(=O)=O VKJKEPKFPUWCAS-UHFFFAOYSA-M 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- JNTOKFNBDFMTIV-UHFFFAOYSA-N propyl nitrate Chemical compound CCCO[N+]([O-])=O JNTOKFNBDFMTIV-UHFFFAOYSA-N 0.000 description 1
- 150000003839 salts Chemical class 0.000 description 1
- 238000000682 scanning probe acoustic microscopy Methods 0.000 description 1
- 238000006748 scratching Methods 0.000 description 1
- 230000002393 scratching effect Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 239000013545 self-assembled monolayer Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- -1 silver Chemical compound 0.000 description 1
- 238000002791 soaking Methods 0.000 description 1
- UKLNMMHNWFDKNT-UHFFFAOYSA-M sodium chlorite Chemical compound [Na+].[O-]Cl=O UKLNMMHNWFDKNT-UHFFFAOYSA-M 0.000 description 1
- 229960002218 sodium chlorite Drugs 0.000 description 1
- BAZAXWOYCMUHIX-UHFFFAOYSA-M sodium perchlorate Chemical compound [Na+].[O-]Cl(=O)(=O)=O BAZAXWOYCMUHIX-UHFFFAOYSA-M 0.000 description 1
- 229910001488 sodium perchlorate Inorganic materials 0.000 description 1
- PFUVRDFDKPNGAV-UHFFFAOYSA-N sodium peroxide Chemical compound [Na+].[Na+].[O-][O-] PFUVRDFDKPNGAV-UHFFFAOYSA-N 0.000 description 1
- 238000002174 soft lithography Methods 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- JOHWNGGYGAVMGU-UHFFFAOYSA-N trifluorochlorine Chemical compound FCl(F)F JOHWNGGYGAVMGU-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/30—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
- H01L29/34—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being on the surface
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
- B81C1/00555—Achieving a desired geometry, i.e. controlling etch rates, anisotropy or selectivity
- B81C1/00619—Forming high aspect ratio structures having deep steep walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24479—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24479—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness
- Y10T428/24612—Composite web or sheet
- Y10T428/2462—Composite web or sheet with partial filling of valleys on outer surface
Definitions
- RIE reactive ion etching
- ICP inductively coupled plasma
- KOH potassium hydroxide
- TMAH tetramethylammonium hydroxide
- wet etches are highly anisotropic and have a preferred etch direction, they still do etch in the non-preferred directions.
- these processes obtain high aspect ratio features, they are also limited by the sidewall taper.
- wet techniques have a larger aspect ratio and smoother sidewalls than dry techniques, but require fine alignment of the features with the crystallographic orientation of the wafer.
- these techniques are limited to specific crystallographic directions, only rectangles and lines (and not arbitrary shapes in the x-y plane) can be patterned using this technique.
- a process for etching a silicon-containing substrate to form structures is provided.
- a metal is deposited and patterned onto a silicon-containing substrate (commonly one with a resistivity above 1-10 ohm-cm) in such a way that the metal is present and touches silicon where etching is desired and is blocked from touching silicon or not present elsewhere.
- the metallized substrate is submerged into an etchant aqueous solution comprising about 4 to about 49 weight percent HF and an oxidizing agent such as about 0.5 to about 30 weight percent H 2 O 2 , thus producing a metallized substrate with one or more trenches.
- a second silicon etch is optionally employed to remove nanowires inside the one or more trenches.
- FIG. 1 depicts silicon etching carried out by a silver-enhanced etching in HF in a process of this invention.
- FIG. 2 depicts the sample in FIG. 1 after 3 minutes in 45% KOH heated to 50° C.
- FIG. 3 depicts an example of patterning micron-sized devices with the silver-enhanced etching in HF technique.
- FIG. 4 depicts a setup for using bubbling oxygen as an oxidizing agent.
- This patent application describes a method of etching into silicon and the structures obtained by this etching process.
- This method of etching into silicon can provide deep trenches, with little, if any, sidewall taper and minimal surface roughness.
- the technique unlike other high aspect ratio silicon etch technologies, does not require expensive tools, a high vacuum, or processing conditions that are expensive to obtain.
- This application discloses a new approach of etching deep features into silicon that incorporates the advantage of patterning arbitrary shapes in the x-y plane which are uniform in the z-direction obtained by dry processing such as RIE, as well as the advantages of the low cost, high throughput, high aspect ratios, and low surface roughness of solution based/wet etching.
- This novel technique utilizes metal (for example silver) for etching silicon in a bath of hydrofluoric acid and hydrogen peroxide with a range of concentrations.
- the invention described here builds on recent work demonstrated for the fabrication of silicon nanowires using a solution made up of a metal salt and a strong acid (typically AgNO 3 and HF).
- a metal salt typically AgNO 3 and HF.
- a strong acid typically AgNO 3 and HF.
- silicon can be etched normal to the plane of the wafer to form silicon nanowires.
- etching occurs is not clearly understood.
- the technique may be practiced using H 2 O 2 in the chemical bath and utilizing Ag metal on top of arrays of silicon dioxide or iron oxide nanoparticles or polystyrene beads (see references (c) and (d) below).
- Ag initiates the etching reaction, so wherever a sufficiently thin (for example, less than about 30 nm or 50 nm) film of Ag is in contact with silicon, the silicon is etched.
- the silicon dioxide or iron oxide nanoparticles act as a barrier between the Ag and Si and thus the size of the nanoparticles define the nanowire diameter as the silicon is etched around the nanowire. This specific technique is limited in that only silicon nanowire arrays were fabricated.
- the resulting features are etched normal to the wafer plane regardless of the orientation and doping concentration of the silicon substrate.
- device design does not need to consider crystallographic orientation.
- the zigzag pattern visible in sidewalls as a result of other etching processes is generally not observed here.
- one employs as an etchant an aqueous solution comprising about 4 to about 49 weight percent HF and about 0.5 to about 30 weight percent H 2 O 2 .
- the concentration of HF can vary from full strength (49 wt %) to very nominal concentrations.
- the length of the resulting nanostructure may increase as HF concentration is reduced.
- the solution may comprise, for example, about 2 to about 25 weight percent HF, or about 4 to about 15 weight percent HF, or about 6 to about 12 weight percent HF.
- the solution may comprise, for example, about 0.5 to about 15 weight percent H 2 O 2 , about 1 to about 10 weight percent H 2 O 2 , or about 1 to about 5 weight percent H 2 O 2 , or about 1.25 to about 2 weight percent H 2 O 2 .
- H 2 O 2 other oxidizing agents may be employed, for example mineral acids such as nitric acid.
- An oxidizing agent also called an oxidant or oxidizer
- An oxidizing agent is a substance that readily transfers oxygen atoms or tends to gain electrons in a redox chemical reaction.
- One such oxidizer is pure oxygen, which may be introduced by bubbling oxygen through the HF.
- oxidizers include: ozone, chlorine, iodine, ammonium perchlorate, ammonium permanganate, barium peroxide, bromine, calcium chlorate, calcium hypochlorite, chlorine trifluoride, chromic acid, chromium trioxide (chromic anhydride), peroxides such as hydrogen peroxide, magnesium peroxide, dibenzoyl peroxide and sodium peroxide, dinitrogen trioxide, fluorine, perchloric acid, potassium bromate, potassium chlorate, potassium peroxide, propyl nitrate, sodium chlorate, sodium chlorite, and sodium perchlorate.
- peroxides such as hydrogen peroxide, magnesium peroxide, dibenzoyl peroxide and sodium peroxide, dinitrogen trioxide, fluorine, perchloric acid, potassium bromate, potassium chlorate, potassium peroxide, propyl nitrate, sodium chlorate, sodium chlorite, and sodium perchlorate.
- Comparative reactivity towards the metal deposited (e.g., silver), silicon, or silicon dioxide may be of interest in the selection of an oxidizer. Reactivity may be measured, for example, by the extent to which the reaction goes forward in a particular period of time, or by determining a reaction rate as discussed in books on physical chemistry and chemical kinetics. (See, e.g., Peter W. Atkins & Julio de Paula, Atkins' Physical Chemistry (8th ed. 2006), especially chapters 22 and 23.) Measurements may be made in conditions such as temperature and pressure similar to those of the etching process.
- the minimum dimensions achievable by processes of the invention may be, for example, about 50 nm, about 100 nm, about 200 nm, or about 500 nm.
- a more precise patterning process for the metal and/or barrier may produce smaller minimum dimensions, but as is known to those of skill in the art, greater patterning precision often involves more costly processes.
- the largest possible aspect ratio obtained by processes of the invention is very large.
- the aspect ratio may be, for example, at least about 40:1, about 60:1, about 80:1, about 100:1, or about 500:1.
- Etching of the silicon will normally commence only at the metal/Si interface resulting in a limited amount of undercut underneath the mask due to the lack of metal on the sidewalls of features during the etching process.
- Ag should be in physical contact with the silicon to effect etching and Ag is a solid, the size of the trench remains constant regardless of how deep the trench is etched.
- the etch rate of silicon wafer without silver in the HF/H 2 O 2 is minimal. This etch rate compared to the metal enhanced etch rate is what normally determines the minimum taper, and thus the maximum aspect ratio obtained by this process. If a slight taper is desired, a higher HF concentration can be used. In this case as the etch progresses the HF may attack the metal, causing it to flake off and become smaller thus decreasing the size of the etched feature
- a barrier can be used to separate the metal from the silicon surface in parts of the wafer.
- the barrier can be defined by traditional lithographic processing in order to pattern a wide variety of geometrical shapes.
- the utilization of any patterning process is sufficient for defining the barrier or localizing the metal layer.
- One possible method for practicing this invention involves the use of photolithography to pattern a surface of a silicon wafer with negative photosensitive resist.
- barrier layers can be used other than a simple positive or negative photoresist. It is desirable to pick a barrier material that is non-reactive in the HF/H 2 O 2 etching solution (photoresist, polymer, ceramic, organic, inorganic, metallic, non-metallic, in a solid, liquid or gas (air) phase).
- a bare silicon surface free of material can also be effective; however, since HF can etch silicon, although at a slow rate, the best results are commonly obtained when a barrier is used to isolate the metal from the Si.
- metal occasionally redeposits on free surfaces that can speed up the reaction locally and result in a non-uniform result or porous silicon.
- the barrier layer not only protects the silicon from the metal enhanced etching, but can also prevent the metal from dissolving in the solution and redepositing elsewhere on the wafer.
- Metals other than Ag can also be used to initiate the reaction. For example, we have found that nickel, like silver, enhances the etch rate of silicon in the solution.
- the metal layer can be deposited in a variety of ways: physical vapor deposition via sputtering, e-beam evaporation, or thermal evaporation; electrochemically in a bath; or a foil can be simply placed on the surface, much like in damascening. It is also possible to initiate specific reaction chemistries in order to create a metal (barrier) silicon interface.
- FIB can be used to reduce an organometallic precursor into Ag wherever an ion beam reacts, or for example, metal-organic block co-polymers can be spin coated and reduced to metal.
- FIGS. 1 and 3 Examples of the resulting structures are shown in FIGS. 1 and 3 and described in Example 1 below. Smooth sidewalls with large aspect ratios are observed. In the example shown, the maximum aspect ratio is around 1:27. Higher aspect ratios may be achieved by increasing the etch time.
- the method described results in undesired nanowires in regions where silver is touching the silicon. In some applications such as stamps, the nanowires are desirable. However, since many applications cannot tolerate the presence of such nanowires inside the trenches, an etch in (for example) 45% KOH at 50° C. may be used to remove the nanowires. The resulting structure is shown in FIG. 2 .
- MEMs where the aspect ratio limits the device design.
- One type of MEMs work that requires deep etches and smooth sidewalls is RF MEMs.
- Bulk micromachining of capacitively or piezoelectrically actuated beams, etched and released from either silicon on insulator (SOI) or bulk silicon wafers preferably employ near ideal geometries with vertical sidewalls and minimal surface roughness.
- Some examples of RF MEMs devices that would benefit from the processes disclosed here are phase shifters and resonators. The resonant behavior of these devices depends directly on geometry. Slight inconsistencies in the result can cause a dramatic shift in performance. Hence, sidewall roughness is important and has been also attributed to non-ideal behavior in these devices. Since the etch described in this application results in smooth sidewalls with deep etches, RF MEMs made by this process are likely to be more predictable and have closer to ideal behavior.
- micro-fluidic channels in micro-fluidic devices.
- the field of micro fluidics exploits fluid behavior at the microscale that differs from the macroscale. Turbulent flow begins to display characteristics more similar to a laminar flow and interesting properties like energy dissipation, surface tension and fluidic resistance begin to dominate fluid behavior.
- Micro-fluidics has been key in the development of inkjet print heads, lab-on-a-chip technology, micro-propulsion, and acoustic droplet ejection and has even shown promise in the development of fuel cells and drug delivery systems. Sidewall roughness can drastically alter the flow behavior of micro fluidic channels and thus micro fluidics might benefit from using the metal enhanced silicon etching described in this provisional application.
- Photonic crystals are made up of periodic materials with varying dielectric constants in an effort to affect the propagation of electromagnetic waves much the same way that semiconductors affect the propagation of electrons.
- One of the key difficulties is ensuring that the structure has sufficient precision with regards to geometry and that the surfaces are atomically smooth. This leads to very sharp index of refraction contrasts in the material and prevents scattering losses.
- photonic bandgap materials require both good control of processing with smooth interfaces and scalable techniques that can be mass-produced. Hence, photonic bandgap devices can benefit from the manufacturing methods described here.
- This technique can also be used as a process in the manufacture of accelerometers, gyroscopes, mass-flow sensors, pressure sensors, optical switches, optical displays, micro relays, read-write heads, and RF components for cell phones, radar and satellite communication.
- the low cost nature of the process would also be beneficial in areas which have less stringent requirements for side-wall roughness and taper.
- Positive 1813 Shipley photoresist was spun onto a clean 4′′ (100) silicon wafer using a 2-step coating procedure.
- the wafer was ramped to 500 RPM (100 RPM/sec) and held for 5 seconds in order to spread the resist evenly across the wafer surface.
- the substrate was ramped to 4000 RPM (1000 RPM/sec) and held for 40 seconds in order to achieve a uniform resist thickness.
- the wafer was then soft-baked for 2 minutes at 115° C. on a hotplate and allowed to cool for 5 minutes at room temperature on a metal surface.
- the resist was exposed on an MJB4 mask aligner at a dose of 60 mJ/cm 2 using a positive photomask.
- the open area in the mask consisted of lines with 2 micron, 5 micron, 10 micron and 20 micron line widths.
- the pattern was developed using CD-30 developer by swirling for 40 sec.
- the wafer was subsequently rinsed with deionized water and dried with flowing N 2 .
- the chip was removed from the etching bath, rinsed with deionized water and blown dry with N 2 .
- the photoresist and silver was removed by soaking the chip in acetone for a period of 15 minutes. In some cases longer times were required due to the excessive hard-baking of the resist. Any residual Ag that remained inside the trench was removed using a “silver etchant” supplied by Transene Corporation with an expected etch rate of 200 A/sec.
- FIGS. 1 and 3 It can be seen from FIGS. 1 and 3 that a great deal of “grass” formed inside the trench during the etch process.
- the sample was submerged into a bath of 45 wt % KOH at 50° C. for a period of 3 minutes. The final result can be seen in FIG. 2 .
- Example 2 A process similar to that of Example 1 is carried out. However, the solution into which the chip is submerged is a aqueous HF solution without H 2 O 2 . Before the chip is immersed, O 2 gas is flowed into the bath to create a vigorous bubbling for a period of 10 minutes. Once the bath is seasoned, the samples are submerged. At the completion of the etch, the samples are removed and put into a dump-tank of flowing DI water and blown dry with N 2 . A setup for O 2 gas flow is depicted in FIG. 4 . At this point the remaining Ag on the surface can be removed with a silver etchant, for example the etchant supplied by Transene Corporation.
- a silver etchant for example the etchant supplied by Transene Corporation.
- the silicon etch rate is suppressed when grass is inside the trenches, processes such as those using H 2 O 2 that result in grass tend to have smoother sidewalls.
- the more aggressive oxidizers in general etch faster than the less aggressive oxidizers such as O 2 .
- the aspect ratios of the etched features are commonly limited by the ratio of the bare silicon etch rate to the metal enhanced etch rate, a decrease in the metal enhanced etch rate would be expected generally to decrease the maximum obtainable aspect ratio.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Geometry (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Weting (AREA)
Abstract
A process for etching a silicon-containing substrate to form structures is provided. In the process, a metal is deposited and patterned onto a silicon-containing substrate (commonly one with a resistivity above 1-10 ohm-cm) in such a way that the metal is present and touches silicon where etching is desired and is blocked from touching silicon or not present elsewhere. The metallized substrate is submerged into an etchant aqueous solution comprising about 4 to about 49 weight percent HF and an oxidizing agent such as about 0.5 to about 30 weight percent H2O2, thus producing a metallized substrate with one or more trenches. A second silicon etch is optionally employed to remove nanowires inside the one or more trenches.
Description
- This application is a divisional of U.S. application Ser. No. 12/576,490, filed Oct. 9, 2009, issuing as U.S. Pat. No. 8,734,659, and claims priority to U.S. Provisional Patent Applications Nos. 61/195,872, filed Oct. 9, 2008, and 61/142,608, filed Jan. 5, 2009. These applications are incorporated by reference in their entireties.
- The ability to structure and pattern silicon is important for many applications. Many devices require bulk micromachining, which defines structures by selectively etching deep inside the substrate. The process is enabled by modern photolithography in combination with tools and techniques that have been developed specifically for deep etching into silicon. Relevant information regarding silicon fabrication processes known to those of skill in the art can be found, for example, in Sami Franssila, Introduction to Microfabrication (John Wiley & Sons, 2004), and the references cited there.
- Some of the bulk micromachining processes known in the art are dry and some are wet. For example, reactive ion etching (RIE) and inductively coupled plasma (ICP) are two dry techniques that utilize a combination of reactive ions and kinetically charged species to “mill” into a material and define high aspect ratio features. For all these methods, the depth of the trenches is limited by the slight taper in the sidewalls after the etch. The slight taper causes the trench to get narrower as the silicon wafer is etched deeper. The taper limits the resulting aspect ratio (which is the ratio of the maximum depth to the trench width), and effectively either limits the depth of the features or the minimum feature size. For deep RIE processes, the aspect ratios can be slightly better than 20:1.
- Much attention has been devoted to optimizing and reducing the slight taper in RIE processes. Companies have developed methods for operating these tools in specific ways to decrease the taper, increase the aspect ratio, and ease the tradeoff between the maximum obtainable depth and minimum feature size; for example the Bosch process used by Oxford. These processes do improve the aspect ratio, however designers are still limited by the aspect ratio. In addition, most of the processes to improve the aspect ratio also result in rough sidewalls, which is non-ideal for many applications. Furthermore, RIE is expensive, low throughput, and requires a high vacuum to operate.
- Wet processing is also used to etch high aspect ratio features into silicon. Potassium hydroxide (KOH) and tetramethylammonium hydroxide (TMAH) are two chemicals typically utilized in an aqueous environment to etch and structure silicon. This process takes advantage of the fact that silicon has a well-defined crystal structure and certain crystal planes are more susceptible to etching. The etch results in pits that have angled walls, with the angle being a function of the crystal orientation of the substrate. This technique does not require high vacuum systems thus it is less expensive than the dry processing techniques described above. However, the crystal-dependent nature of the process requires additional consideration for wafer orientation and device design making processing less straightforward. In addition, although these wet etches are highly anisotropic and have a preferred etch direction, they still do etch in the non-preferred directions. Thus, although these processes obtain high aspect ratio features, they are also limited by the sidewall taper. In general wet techniques have a larger aspect ratio and smoother sidewalls than dry techniques, but require fine alignment of the features with the crystallographic orientation of the wafer. In addition, since these techniques are limited to specific crystallographic directions, only rectangles and lines (and not arbitrary shapes in the x-y plane) can be patterned using this technique.
- There is thus a need for a process which allows etching of silicon at high aspect ratios but which improves on existing processes such as reactive ion etching.
- A process for etching a silicon-containing substrate to form structures is provided. In the process, a metal is deposited and patterned onto a silicon-containing substrate (commonly one with a resistivity above 1-10 ohm-cm) in such a way that the metal is present and touches silicon where etching is desired and is blocked from touching silicon or not present elsewhere. The metallized substrate is submerged into an etchant aqueous solution comprising about 4 to about 49 weight percent HF and an oxidizing agent such as about 0.5 to about 30 weight percent H2O2, thus producing a metallized substrate with one or more trenches. A second silicon etch is optionally employed to remove nanowires inside the one or more trenches.
-
FIG. 1 depicts silicon etching carried out by a silver-enhanced etching in HF in a process of this invention. -
FIG. 2 depicts the sample inFIG. 1 after 3 minutes in 45% KOH heated to 50° C. -
FIG. 3 depicts an example of patterning micron-sized devices with the silver-enhanced etching in HF technique. -
FIG. 4 depicts a setup for using bubbling oxygen as an oxidizing agent. - Before describing the present invention in detail, it is to be understood that this invention is not limited to specific solvents, materials, or device structures, as such may vary. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting.
- Where a range of values is provided, it is intended that each intervening value between the upper and lower limit of that range and any other stated or intervening value in that stated range is encompassed within the disclosure. For example, if a range of 1 μm to 8 μm is stated, it is intended that 2 μm, 3 μm, 4 μm, 5 μm, 6 μm, and 7 μm are also disclosed, as well as the range of values greater than or equal to 1 μm and the range of values less than or equal to 8 μm.
- This patent application describes a method of etching into silicon and the structures obtained by this etching process. This method of etching into silicon can provide deep trenches, with little, if any, sidewall taper and minimal surface roughness. In addition, the technique, unlike other high aspect ratio silicon etch technologies, does not require expensive tools, a high vacuum, or processing conditions that are expensive to obtain.
- This application discloses a new approach of etching deep features into silicon that incorporates the advantage of patterning arbitrary shapes in the x-y plane which are uniform in the z-direction obtained by dry processing such as RIE, as well as the advantages of the low cost, high throughput, high aspect ratios, and low surface roughness of solution based/wet etching. This novel technique utilizes metal (for example silver) for etching silicon in a bath of hydrofluoric acid and hydrogen peroxide with a range of concentrations.
- The invention described here builds on recent work demonstrated for the fabrication of silicon nanowires using a solution made up of a metal salt and a strong acid (typically AgNO3 and HF). (See reference (a) below.) By controlling the concentrations of each component in solution, silicon can be etched normal to the plane of the wafer to form silicon nanowires. (See reference (b) below.) The mechanism by which etching occurs is not clearly understood. However the technique may be practiced using H2O2 in the chemical bath and utilizing Ag metal on top of arrays of silicon dioxide or iron oxide nanoparticles or polystyrene beads (see references (c) and (d) below). Ag initiates the etching reaction, so wherever a sufficiently thin (for example, less than about 30 nm or 50 nm) film of Ag is in contact with silicon, the silicon is etched. The silicon dioxide or iron oxide nanoparticles act as a barrier between the Ag and Si and thus the size of the nanoparticles define the nanowire diameter as the silicon is etched around the nanowire. This specific technique is limited in that only silicon nanowire arrays were fabricated.
- In an aspect of this invention, techniques related to the prior art nanowire fabrication techniques are employed to produce structures other than nanowire arrays. Instead of using nanoparticles to define the nanowire dimensions, other techniques of determining where the Ag touches the silicon are employed. By extending the patterning process, features such as lines, squares, or any arbitrary 2-D shape can be defined on the silicon surface. Thus as long as there are regions where the metal and Si are in contact and regions where they are not in contact, an arbitrary shape that is uniform in the z-direction into the wafer can be etched into the silicon sample. Processes of this invention may add more control over the shape etched into the silicon compared to the nanowire array work which could only control the density, wire diameter, and wire length. In both the nanowire array work and this invention, the depth of the feature may be controlled by the sample etch time.
- Unlike KOH wet etches, the resulting features are etched normal to the wafer plane regardless of the orientation and doping concentration of the silicon substrate. Thus device design does not need to consider crystallographic orientation. The zigzag pattern visible in sidewalls as a result of other etching processes is generally not observed here.
- In an aspect of the invention, one employs as an etchant an aqueous solution comprising about 4 to about 49 weight percent HF and about 0.5 to about 30 weight percent H2O2. The concentration of HF can vary from full strength (49 wt %) to very nominal concentrations. The length of the resulting nanostructure may increase as HF concentration is reduced. The solution may comprise, for example, about 2 to about 25 weight percent HF, or about 4 to about 15 weight percent HF, or about 6 to about 12 weight percent HF. The solution may comprise, for example, about 0.5 to about 15 weight percent H2O2, about 1 to about 10 weight percent H2O2, or about 1 to about 5 weight percent H2O2, or about 1.25 to about 2 weight percent H2O2. In place of H2O2 other oxidizing agents may be employed, for example mineral acids such as nitric acid. An oxidizing agent (also called an oxidant or oxidizer) is a substance that readily transfers oxygen atoms or tends to gain electrons in a redox chemical reaction. One such oxidizer is pure oxygen, which may be introduced by bubbling oxygen through the HF. Other oxidizers include: ozone, chlorine, iodine, ammonium perchlorate, ammonium permanganate, barium peroxide, bromine, calcium chlorate, calcium hypochlorite, chlorine trifluoride, chromic acid, chromium trioxide (chromic anhydride), peroxides such as hydrogen peroxide, magnesium peroxide, dibenzoyl peroxide and sodium peroxide, dinitrogen trioxide, fluorine, perchloric acid, potassium bromate, potassium chlorate, potassium peroxide, propyl nitrate, sodium chlorate, sodium chlorite, and sodium perchlorate.
- It may be desirable to use a less reactive alternative oxidizer used in place of H2O2. Comparative reactivity towards the metal deposited (e.g., silver), silicon, or silicon dioxide may be of interest in the selection of an oxidizer. Reactivity may be measured, for example, by the extent to which the reaction goes forward in a particular period of time, or by determining a reaction rate as discussed in books on physical chemistry and chemical kinetics. (See, e.g., Peter W. Atkins & Julio de Paula, Atkins' Physical Chemistry (8th ed. 2006), especially chapters 22 and 23.) Measurements may be made in conditions such as temperature and pressure similar to those of the etching process.
- The minimum dimensions achievable by processes of the invention may be, for example, about 50 nm, about 100 nm, about 200 nm, or about 500 nm. A more precise patterning process for the metal and/or barrier may produce smaller minimum dimensions, but as is known to those of skill in the art, greater patterning precision often involves more costly processes.
- The largest possible aspect ratio obtained by processes of the invention is very large. The aspect ratio may be, for example, at least about 40:1, about 60:1, about 80:1, about 100:1, or about 500:1. Etching of the silicon will normally commence only at the metal/Si interface resulting in a limited amount of undercut underneath the mask due to the lack of metal on the sidewalls of features during the etching process. Since Ag should be in physical contact with the silicon to effect etching and Ag is a solid, the size of the trench remains constant regardless of how deep the trench is etched. The etch rate of silicon wafer without silver in the HF/H2O2 is minimal. This etch rate compared to the metal enhanced etch rate is what normally determines the minimum taper, and thus the maximum aspect ratio obtained by this process. If a slight taper is desired, a higher HF concentration can be used. In this case as the etch progresses the HF may attack the metal, causing it to flake off and become smaller thus decreasing the size of the etched feature.
- A barrier can be used to separate the metal from the silicon surface in parts of the wafer. The barrier can be defined by traditional lithographic processing in order to pattern a wide variety of geometrical shapes. The utilization of any patterning process (for example, soft-lithography including surface stamping, screen-printing, dip-pen, SAMs, e-beam, or FIB) is sufficient for defining the barrier or localizing the metal layer.
- One possible method for practicing this invention involves the use of photolithography to pattern a surface of a silicon wafer with negative photosensitive resist.
- A wide variety of barrier layers can be used other than a simple positive or negative photoresist. It is desirable to pick a barrier material that is non-reactive in the HF/H2O2 etching solution (photoresist, polymer, ceramic, organic, inorganic, metallic, non-metallic, in a solid, liquid or gas (air) phase). A bare silicon surface free of material can also be effective; however, since HF can etch silicon, although at a slow rate, the best results are commonly obtained when a barrier is used to isolate the metal from the Si. In addition, metal occasionally redeposits on free surfaces that can speed up the reaction locally and result in a non-uniform result or porous silicon. Thus, the barrier layer not only protects the silicon from the metal enhanced etching, but can also prevent the metal from dissolving in the solution and redepositing elsewhere on the wafer.
- Metals other than Ag can also be used to initiate the reaction. For example, we have found that nickel, like silver, enhances the etch rate of silicon in the solution.
- The metal layer can be deposited in a variety of ways: physical vapor deposition via sputtering, e-beam evaporation, or thermal evaporation; electrochemically in a bath; or a foil can be simply placed on the surface, much like in damascening. It is also possible to initiate specific reaction chemistries in order to create a metal (barrier) silicon interface. For example, FIB can be used to reduce an organometallic precursor into Ag wherever an ion beam reacts, or for example, metal-organic block co-polymers can be spin coated and reduced to metal.
- Examples of the resulting structures are shown in
FIGS. 1 and 3 and described in Example 1 below. Smooth sidewalls with large aspect ratios are observed. In the example shown, the maximum aspect ratio is around 1:27. Higher aspect ratios may be achieved by increasing the etch time. - The method described results in undesired nanowires in regions where silver is touching the silicon. In some applications such as stamps, the nanowires are desirable. However, since many applications cannot tolerate the presence of such nanowires inside the trenches, an etch in (for example) 45% KOH at 50° C. may be used to remove the nanowires. The resulting structure is shown in
FIG. 2 . - Applications:
- The ability of processes of the invention to etch deep features into a silicon wafer with high aspect ratios, smooth sidewalls, with a high throughput, and at low cost is useful for many applications including in micro electro mechanical systems (MEMs), optoelectronic, and electrochemical devices. Although the largest benefits of this process are for applications that require a high aspect ratio deep etching in silicon, the low cost and the smooth sidewalls would also benefit areas which have less stringent requirements for taper.
- The most apparent application of this technology is MEMs, where the aspect ratio limits the device design. One type of MEMs work that requires deep etches and smooth sidewalls is RF MEMs. Bulk micromachining of capacitively or piezoelectrically actuated beams, etched and released from either silicon on insulator (SOI) or bulk silicon wafers preferably employ near ideal geometries with vertical sidewalls and minimal surface roughness. Some examples of RF MEMs devices that would benefit from the processes disclosed here are phase shifters and resonators. The resonant behavior of these devices depends directly on geometry. Slight inconsistencies in the result can cause a dramatic shift in performance. Hence, sidewall roughness is important and has been also attributed to non-ideal behavior in these devices. Since the etch described in this application results in smooth sidewalls with deep etches, RF MEMs made by this process are likely to be more predictable and have closer to ideal behavior.
- The processes disclosed here can also be used to fabricate micro-fluidic channels in micro-fluidic devices. The field of micro fluidics exploits fluid behavior at the microscale that differs from the macroscale. Turbulent flow begins to display characteristics more similar to a laminar flow and interesting properties like energy dissipation, surface tension and fluidic resistance begin to dominate fluid behavior. Micro-fluidics has been key in the development of inkjet print heads, lab-on-a-chip technology, micro-propulsion, and acoustic droplet ejection and has even shown promise in the development of fuel cells and drug delivery systems. Sidewall roughness can drastically alter the flow behavior of micro fluidic channels and thus micro fluidics might benefit from using the metal enhanced silicon etching described in this provisional application.
- The field of wave-guides and photonic crystals is another area where geometry and roughness are a major challenge. Photonic crystals are made up of periodic materials with varying dielectric constants in an effort to affect the propagation of electromagnetic waves much the same way that semiconductors affect the propagation of electrons. One of the key difficulties is ensuring that the structure has sufficient precision with regards to geometry and that the surfaces are atomically smooth. This leads to very sharp index of refraction contrasts in the material and prevents scattering losses. Thus photonic bandgap materials require both good control of processing with smooth interfaces and scalable techniques that can be mass-produced. Hence, photonic bandgap devices can benefit from the manufacturing methods described here.
- This technique can also be used as a process in the manufacture of accelerometers, gyroscopes, mass-flow sensors, pressure sensors, optical switches, optical displays, micro relays, read-write heads, and RF components for cell phones, radar and satellite communication.
- In addition to the situation where the inventive process can contribute to better device performance, the low cost nature of the process would also be beneficial in areas which have less stringent requirements for side-wall roughness and taper.
- The following references are of interest in relation to this application: (a) K. Peng, Z. Huang, J. Zhu, Advanced Materials, 16, 73-76, “Fabrication of Large-Area Silicon Nanowire p-n Junction Diode Arrays.” (b) K. Peng, J. Hu, Y. Yan, Y. Wu, H. Fang, Y. Xu, S. Lee, and J. Zhu, Advanced Functional Materials, 16, 387-394, “Fabrication of Single-Crystalline Silicon Nanowires by Scratching a Silicon Surface With Catalytic Metal Particles.” (c) U.S. Provisional Patent Application No. 61/042,124. (d) Z. Huang, H. Fang, J. Zhu, Advanced Materials, 19, 744-748 (2007), “Fabrication of Silicon Nanowire Arrays with Controlled Diameter, Length, and Density”. (e) United States Published Patent Application No. 20070278476; (f) U.S. Provisional Patent Application Ser. No. 61/195,872, filed Oct. 9, 2008.
- All patents, patent applications, and publications mentioned herein are hereby incorporated by reference in their entireties. However, where a patent, patent application, or publication containing express definitions is incorporated by reference, those express definitions should be understood to apply to the incorporated patent, patent application, or publication in which they are found, and not to the remainder of the text of this application, in particular the claims of this application.
- The following examples are put forth so as to provide those of ordinary skill in the art with a complete disclosure and description of how to implement the invention, and are not intended to limit the scope of what the inventors regard as their invention. Efforts have been made to ensure accuracy with respect to numbers (e.g., amounts, temperature, etc.) but some errors and deviations should be accounted for.
- Positive 1813 Shipley photoresist was spun onto a clean 4″ (100) silicon wafer using a 2-step coating procedure. First, the wafer was ramped to 500 RPM (100 RPM/sec) and held for 5 seconds in order to spread the resist evenly across the wafer surface. Next, the substrate was ramped to 4000 RPM (1000 RPM/sec) and held for 40 seconds in order to achieve a uniform resist thickness. The wafer was then soft-baked for 2 minutes at 115° C. on a hotplate and allowed to cool for 5 minutes at room temperature on a metal surface. Next, the resist was exposed on an MJB4 mask aligner at a dose of 60 mJ/cm2 using a positive photomask. The open area in the mask consisted of lines with 2 micron, 5 micron, 10 micron and 20 micron line widths. After the exposure was complete, the pattern was developed using CD-30 developer by swirling for 40 sec. The wafer was subsequently rinsed with deionized water and dried with flowing N2.
- After the pattern was inspected for defects on an optical microscope, it was hard-baked on a hotplate at 150° C. for 10 minutes and subsequently diced into 1 cm2 chips. A 40 nm thin film of silver was then deposited onto an individual chip via thermal evaporation. The chip was submerged into a solution consisting of 8 wt % HF and 1.5 wt % H2O2 solution for anywhere between 10-90 min. As a result, etching commenced normal to the surface of the silicon in regions where silver and silicon formed an interface; the final etch depth directly correlated with the length of time the chip spent in the bath. Regions protected by photoresist were thus prevented from being etched resulting in features seen in
FIGS. 1 and 3 . The chip was removed from the etching bath, rinsed with deionized water and blown dry with N2. Next, the photoresist and silver was removed by soaking the chip in acetone for a period of 15 minutes. In some cases longer times were required due to the excessive hard-baking of the resist. Any residual Ag that remained inside the trench was removed using a “silver etchant” supplied by Transene Corporation with an expected etch rate of 200 A/sec. - It can be seen from
FIGS. 1 and 3 that a great deal of “grass” formed inside the trench during the etch process. In order to remove this, the sample was submerged into a bath of 45 wt % KOH at 50° C. for a period of 3 minutes. The final result can be seen inFIG. 2 . - A process similar to that of Example 1 is carried out. However, the solution into which the chip is submerged is a aqueous HF solution without H2O2. Before the chip is immersed, O2 gas is flowed into the bath to create a vigorous bubbling for a period of 10 minutes. Once the bath is seasoned, the samples are submerged. At the completion of the etch, the samples are removed and put into a dump-tank of flowing DI water and blown dry with N2. A setup for O2 gas flow is depicted in
FIG. 4 . At this point the remaining Ag on the surface can be removed with a silver etchant, for example the etchant supplied by Transene Corporation. - With the use of O2 gas rather than H2O2, the formation of grass may be avoided.
- Since the silicon etch rate is suppressed when grass is inside the trenches, processes such as those using H2O2 that result in grass tend to have smoother sidewalls. In addition, the more aggressive oxidizers in general etch faster than the less aggressive oxidizers such as O2. Since the aspect ratios of the etched features are commonly limited by the ratio of the bare silicon etch rate to the metal enhanced etch rate, a decrease in the metal enhanced etch rate would be expected generally to decrease the maximum obtainable aspect ratio.
Claims (6)
1. A silicon substrate having an etched pattern which comprises features that have an aspect ratio larger than about 80:1, smooth sidewalls without a zigzag pattern, and features arranged along more than one crystallographic direction.
2. A substrate as described in claim 1 , wherein a bottom of the etched pattern is coated with silver metal.
3. A substrate as described in claim 1 , wherein the minimum dimension of the features in the etched pattern is greater than about 100 nm.
4. A substrate as described in claim 1 , wherein the minimum dimension of the features in the etched pattern is less than about 100 nm.
5. A substrate as described in claim 4 , wherein either a width or a length of the etched pattern is below the coherence length of electrons or holes in silicon.
6. A substrate as described in claim 4 , wherein either a width or a length of the etched pattern is below the de Broglie wavelength of electrons or holes in silicon.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/286,581 US20140252564A1 (en) | 2008-10-09 | 2014-05-23 | Process for Structuring Silicon |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19587208P | 2008-10-09 | 2008-10-09 | |
US14260809P | 2009-01-05 | 2009-01-05 | |
US12/576,490 US8734659B2 (en) | 2008-10-09 | 2009-10-09 | Process for structuring silicon |
US14/286,581 US20140252564A1 (en) | 2008-10-09 | 2014-05-23 | Process for Structuring Silicon |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/576,490 Division US8734659B2 (en) | 2008-10-09 | 2009-10-09 | Process for structuring silicon |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140252564A1 true US20140252564A1 (en) | 2014-09-11 |
Family
ID=42099162
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/576,490 Expired - Fee Related US8734659B2 (en) | 2008-10-09 | 2009-10-09 | Process for structuring silicon |
US14/286,581 Abandoned US20140252564A1 (en) | 2008-10-09 | 2014-05-23 | Process for Structuring Silicon |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/576,490 Expired - Fee Related US8734659B2 (en) | 2008-10-09 | 2009-10-09 | Process for structuring silicon |
Country Status (2)
Country | Link |
---|---|
US (2) | US8734659B2 (en) |
WO (1) | WO2010042209A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11355584B2 (en) | 2008-04-14 | 2022-06-07 | Advanced Silicon Group Technologies, Llc | Process for fabricating silicon nanostructures |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2250446B1 (en) | 2008-01-25 | 2020-02-19 | Alliance for Sustainable Energy, LLC | Indirect evaporative cooler |
US8815104B2 (en) | 2008-03-21 | 2014-08-26 | Alliance For Sustainable Energy, Llc | Copper-assisted, anti-reflection etching of silicon surfaces |
WO2011017173A2 (en) * | 2009-07-28 | 2011-02-10 | Bandgap Engineering Inc. | Silicon nanowire arrays on an organic conductor |
GB201005979D0 (en) * | 2010-04-09 | 2010-05-26 | Nexeon Ltd | A method of fabricating structured particles composed of silicon or a silicon-based material and their use in lithium rechargeable batteries |
CN101880914B (en) * | 2010-05-25 | 2012-09-12 | 中国科学院微电子研究所 | Method for preparing black silicon by plasma immersion ion implantation |
CN101950777A (en) * | 2010-09-01 | 2011-01-19 | 中国科学院微电子研究所 | Method for in-situ preparation of doped black silicon |
CN101950779B (en) * | 2010-09-07 | 2012-07-04 | 中国科学院微电子研究所 | Method for preparing solar cell in situ |
CN101993081A (en) * | 2010-11-04 | 2011-03-30 | 中国科学院微电子研究所 | Black silicon passivation method |
WO2012064373A2 (en) | 2010-11-12 | 2012-05-18 | Bandgap Engineering Inc. | Process for forming silver films on silicon |
WO2012099953A1 (en) | 2011-01-18 | 2012-07-26 | Bandgap Engineering, Inc. | Method of electrically contacting nanowire arrays |
JP2014512673A (en) | 2011-03-08 | 2014-05-22 | アライアンス フォー サステイナブル エナジー リミテッド ライアビリティ カンパニー | Efficient black silicon photovoltaic device with improved blue sensitivity |
US20120288683A1 (en) * | 2011-05-10 | 2012-11-15 | Chin-Te Kuo | Protuberant structure and method for making the same |
WO2013043730A2 (en) | 2011-09-19 | 2013-03-28 | Bandgap Engineering, Inc. | Electrical contacts to nanostructured areas |
US9490133B2 (en) | 2013-01-24 | 2016-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching apparatus |
US9484211B2 (en) | 2013-01-24 | 2016-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etchant and etching process |
US9140471B2 (en) | 2013-03-13 | 2015-09-22 | Alliance For Sustainable Energy, Llc | Indirect evaporative coolers with enhanced heat transfer |
US9140460B2 (en) | 2013-03-13 | 2015-09-22 | Alliance For Sustainable Energy, Llc | Control methods and systems for indirect evaporative coolers |
CN103412444B (en) * | 2013-07-23 | 2015-08-26 | 北京京东方光电科技有限公司 | A kind of array base palte and preparation method thereof and display panel |
TWI671812B (en) * | 2013-11-13 | 2019-09-11 | 東芝股份有限公司 | Semiconductor wafer manufacturing method, semiconductor wafer and semiconductor device |
CN108459054B (en) * | 2017-02-20 | 2020-06-19 | 天津大学 | Preparation method of silicon nanowire-polypyrrole composite material |
CN109786501B (en) * | 2018-12-11 | 2020-09-18 | 江西展宇新能科技有限公司 | Texturing method of polycrystalline black silicon wafer |
CN110303385B (en) * | 2019-06-28 | 2021-03-02 | 中国人民解放军国防科技大学 | Monocrystalline silicon nondestructive polishing method based on liquid phase polishing environment regulation and control |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6294399B1 (en) * | 1999-01-29 | 2001-09-25 | Sharp Kabushiki Kaisha | Quantum thin line producing method and semiconductor device |
US6635335B1 (en) * | 1999-06-29 | 2003-10-21 | Micron Technology, Inc. | Etching methods and apparatus and substrate assemblies produced therewith |
US6680214B1 (en) * | 1998-06-08 | 2004-01-20 | Borealis Technical Limited | Artificial band gap |
US20050110145A1 (en) * | 2003-11-20 | 2005-05-26 | Kai-Erik Elers | Multilayer metallization |
US20090085169A1 (en) * | 2007-09-28 | 2009-04-02 | Willy Rachmady | Method of achieving atomically smooth sidewalls in deep trenches, and high aspect ratio silicon structure containing atomically smooth sidewalls |
US20100239488A1 (en) * | 2005-08-25 | 2010-09-23 | Zettl Alex K | Controlled Placement and Orientation of Nanostructures |
US20110263119A1 (en) * | 2008-09-04 | 2011-10-27 | Xiuling Li | Method of forming nanoscale three-dimensional patterns in a porous material |
US8742590B2 (en) * | 2010-12-07 | 2014-06-03 | Imec | Method for forming isolation trenches |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4497683A (en) * | 1982-05-03 | 1985-02-05 | At&T Bell Laboratories | Process for producing dielectrically isolated silicon devices |
US4606931A (en) * | 1983-06-27 | 1986-08-19 | International Business Machines Corporation | Lift-off masking method |
US6084175A (en) * | 1993-05-20 | 2000-07-04 | Amoco/Enron Solar | Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts |
US6063695A (en) * | 1998-11-16 | 2000-05-16 | Taiwan Semiconductor Manufacturing Company | Simplified process for the fabrication of deep clear laser marks using a photoresist mask |
WO2000047129A2 (en) * | 1999-02-11 | 2000-08-17 | The General Hospital Corporation | Microfabricated membranes and matrices |
US7381630B2 (en) * | 2001-01-02 | 2008-06-03 | The Charles Stark Draper Laboratory, Inc. | Method for integrating MEMS device and interposer |
US6916740B2 (en) * | 2001-06-25 | 2005-07-12 | Hewlett-Packard Development Company, L.P. | Method of forming smooth polycrystalline silicon electrodes for molecular electronic devices |
JP4471575B2 (en) * | 2003-02-25 | 2010-06-02 | 三菱電機株式会社 | Pressure contact type semiconductor device |
US7026714B2 (en) * | 2003-03-18 | 2006-04-11 | Cunningham James A | Copper interconnect systems which use conductive, metal-based cap layers |
US6937791B2 (en) * | 2003-05-02 | 2005-08-30 | The Boeing Company | Optical coupling apparatus and method |
FR2857953B1 (en) * | 2003-07-21 | 2006-01-13 | Commissariat Energie Atomique | STACKED STRUCTURE, AND METHOD FOR MANUFACTURING THE SAME |
US20060207647A1 (en) * | 2005-03-16 | 2006-09-21 | General Electric Company | High efficiency inorganic nanorod-enhanced photovoltaic devices |
EP1763037A1 (en) * | 2005-09-08 | 2007-03-14 | STMicroelectronics S.r.l. | Nanotube memory cell with floating gate based on passivated nanoparticles and manufacturing process thereof |
JP5344931B2 (en) * | 2006-02-27 | 2013-11-20 | ロス アラモス ナショナル セキュリティー,エルエルシー | Optoelectronic devices using materials with improved electronic transitions |
US20080176345A1 (en) * | 2007-01-19 | 2008-07-24 | Texas Instruments Inc. | Ebeam inspection for detecting gate dielectric punch through and/or incomplete silicidation or metallization events for transistors having metal gate electrodes |
CN102084467A (en) * | 2008-04-14 | 2011-06-01 | 班德加普工程有限公司 | Process for fabricating nanowire arrays |
-
2009
- 2009-10-09 US US12/576,490 patent/US8734659B2/en not_active Expired - Fee Related
- 2009-10-09 WO PCT/US2009/005544 patent/WO2010042209A1/en active Application Filing
-
2014
- 2014-05-23 US US14/286,581 patent/US20140252564A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6680214B1 (en) * | 1998-06-08 | 2004-01-20 | Borealis Technical Limited | Artificial band gap |
US6294399B1 (en) * | 1999-01-29 | 2001-09-25 | Sharp Kabushiki Kaisha | Quantum thin line producing method and semiconductor device |
US6635335B1 (en) * | 1999-06-29 | 2003-10-21 | Micron Technology, Inc. | Etching methods and apparatus and substrate assemblies produced therewith |
US20050110145A1 (en) * | 2003-11-20 | 2005-05-26 | Kai-Erik Elers | Multilayer metallization |
US20100239488A1 (en) * | 2005-08-25 | 2010-09-23 | Zettl Alex K | Controlled Placement and Orientation of Nanostructures |
US20090085169A1 (en) * | 2007-09-28 | 2009-04-02 | Willy Rachmady | Method of achieving atomically smooth sidewalls in deep trenches, and high aspect ratio silicon structure containing atomically smooth sidewalls |
US20110263119A1 (en) * | 2008-09-04 | 2011-10-27 | Xiuling Li | Method of forming nanoscale three-dimensional patterns in a porous material |
US8742590B2 (en) * | 2010-12-07 | 2014-06-03 | Imec | Method for forming isolation trenches |
Non-Patent Citations (1)
Title |
---|
Huang et al ,"Fabrication of Silicon Nanowire Arrays with Controlled Diameter, Length, and Density", Adv. Mater, 2007, 19,pp 744-748 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11355584B2 (en) | 2008-04-14 | 2022-06-07 | Advanced Silicon Group Technologies, Llc | Process for fabricating silicon nanostructures |
Also Published As
Publication number | Publication date |
---|---|
US8734659B2 (en) | 2014-05-27 |
US20100092888A1 (en) | 2010-04-15 |
WO2010042209A1 (en) | 2010-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8734659B2 (en) | Process for structuring silicon | |
US8193095B2 (en) | Method for forming silicon trench | |
US20090256134A1 (en) | Process for Fabricating Nanowire Arrays | |
KR101217783B1 (en) | Method of forming nano pattern | |
US10134634B2 (en) | Metal-assisted chemical etching of a semiconductive substrate with high aspect ratio, high geometic uniformity, and controlled 3D profiles | |
Solanki et al. | Top-down etching of Si nanowires | |
Santos et al. | Electrochemical etching methods for producing porous silicon | |
Yoon et al. | Etchant wettability in bulk micromachining of Si by metal-assisted chemical etching | |
Yasukawa et al. | Periodic GaAs convex and hole arrays produced by metal-assisted chemical etching | |
Van Toan et al. | High aspect ratio silicon structures produced via metal-assisted chemical etching and assembly technology for cantilever fabrication | |
Fegely et al. | Isotropic etching of 111 SCS for wafer-scale manufacturing of perfectly hemispherical silicon molds | |
Joint et al. | GaAs manufacturing processes conditions for micro-and nanoscale devices | |
Yan et al. | Facile fabrication of wafer-scale, micro-spacing and high-aspect-ratio silicon microwire arrays | |
Asano et al. | A novel wafer dicing method using metal-assisted chemical etching | |
US7199029B2 (en) | Selective deposition of ZnO nanostructures on a silicon substrate using a nickel catalyst and either patterned polysilicon or silicon surface modification | |
Yusoh et al. | Effect of tetramethylammonium hydroxide/isopropyl alcohol wet etching on geometry and surface roughness of silicon nanowires fabricated by AFM lithography | |
Zarei et al. | Metal‐assisted chemical etching for realisation of deep silicon microstructures | |
Li et al. | A facile and low-cost route to high-aspect-ratio microstructures on silicon via a judicious combination of flow-enabled self-assembly and metal-assisted chemical etching | |
WO2023119899A1 (en) | Method for manufacturing member having recessed structure, and member having recessed structure | |
CN1609712B (en) | Method for etching smooth sidewalls in III-V based compounds for electro-optical devices | |
Hildreth et al. | Nano-metal-assisted chemical etching for fabricating semiconductor and optoelectronic devices | |
Tseng et al. | Facile fabrication of periodic arrays of vertical Si nanoholes on (001) Si substrate with broadband light absorption properties | |
KR101975940B1 (en) | Nanostructure fabrication method and method of making the stamp used for nanostructure fabrication | |
EP1241703B1 (en) | Method for masking silicon during anisotropic wet etching | |
KR20170058341A (en) | Nanostructure fabrication method and method of making the stamp used for nanostructure fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |