US20140252471A1 - Shared contacts for mosfet devices - Google Patents
Shared contacts for mosfet devices Download PDFInfo
- Publication number
- US20140252471A1 US20140252471A1 US14/120,399 US201414120399A US2014252471A1 US 20140252471 A1 US20140252471 A1 US 20140252471A1 US 201414120399 A US201414120399 A US 201414120399A US 2014252471 A1 US2014252471 A1 US 2014252471A1
- Authority
- US
- United States
- Prior art keywords
- region
- shared
- channel mosfet
- gate conductor
- shared contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000009792 diffusion process Methods 0.000 claims abstract description 31
- 239000004020 conductor Substances 0.000 claims abstract description 19
- 239000004065 semiconductor Substances 0.000 claims abstract description 19
- 239000000758 substrate Substances 0.000 claims description 15
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- 229910045601 alloy Inorganic materials 0.000 claims description 7
- 239000000956 alloy Substances 0.000 claims description 7
- 239000002019 doping agent Substances 0.000 claims description 5
- 229910052732 germanium Inorganic materials 0.000 claims description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 abstract description 12
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 101150110971 CIN7 gene Proteins 0.000 description 5
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 5
- 101150110298 INV1 gene Proteins 0.000 description 5
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 5
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- H01L27/1104—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
Definitions
- the present invention relates to shared contacts that are provided between a gate of one MOSFET transistor and a source or drain region of another MOSFET transistor, for example, within SRAM devices.
- MOSFET devices are widely used in electronic products.
- One common example of a MOSFET device is a static random access memory (SRAM) device, which holds binary information.
- SRAMs are frequently used in the electronics industry, due to their combination of speed, low power, and lack of requirement for refresh.
- Standard SRAM cells commonly use cross-coupled inverters, having two N-channel and two P-channel transistors each, accessed by two pass transistors. Such cells are sometimes referred to as “6T” cells, since (with the two pass transistors) they have six transistors per cell, although other configurations are possible (e.g., four pass transistors are used to access the SRAM cell in 2-port memory devices, etc.).
- the SRAM includes first and second inverters INV 1 and INV 2 , which form a latch, and access transistors TA 1 and TA 2 for selectively driving the first and second inverters INV 1 and INV 2 .
- the first inverter INV 1 includes a first PMOS transistor TP 1 and a first NMOS transistor TN 1
- the second inverter INV 2 includes a second PMOS transistor TP 2 and a second NMOS transistor TN 2 .
- the source of each of the first and second PMOS transistors TP 1 and TP 2 is coupled to a voltage terminal Vdd.
- the drain of the first PMOS transistor TP 1 is coupled to the drain of the first NMOS transistor TN 1
- the drain of the second PMOS transistor TP 2 is coupled to the drain of the second NMOS transistor TN 2
- the source of each of the first and second NMOS transistors TN 1 and TN 2 is coupled to a ground voltage terminal Vss.
- the gate of the first PMOS transistor TP 1 is coupled to that of the first NMOS transistor TN 1 , and the two gates are coupled to the output terminal S 2 of the second inverter INV 2 , that is, to a common drain between the second PMOS transistor TP 2 and the second NMOS transistor TN 2 .
- the gate of the second PMOS transistor TP 2 is coupled to that of the second NMOS transistor TN 2 , and the two gates are coupled to the output terminal S 1 of the first inverter INV 1 , that is, to a common drain between the first PMOS transistor TP 1 and the first NMOS transistor TN 1 .
- the gate of the first access transistor TA 1 is coupled to a word line WL, its source is coupled to a bit line BL, and its drain is coupled to the output terminal S 1 of the first inverter INV 1 .
- the gate of the second access transistor TA 2 is coupled to the word line WL, its source is coupled to a bit line bar DBL, and its drain is coupled to the output terminal S 2 of the second inverter INV 2 .
- the bit line bar DBL line carries the inverted BL signal.
- a gate electrode of one transistor may be directly connected with a neighboring source or drain region of another transistor. If the gate electrode and the source/drain region are closely arranged, a shared contact may be formed for electrical connection, instead of separate contacts. Shared contacts are advantageous, for example, in that a reduction in cell size is generally achieved as the number of contacts decreases.
- FIG. 1B illustrates one (of many) possible layouts of an SRAM cell having an equivalent circuit like that of FIG. 1A .
- FIG. 1B shows access transistors TA 1 and TA 2 , a first inverter including a first PMOS transistor TP 1 and a first NMOS transistor TN 1 , and a second inverter including a second PMOS transistor TP 2 and a second NMOS transistor TN 2 , including various gate regions G 1 , G 2 and drain/source regions D 1 , D 2 , D 3 , D 4 corresponding to these transistors. Shared contacts S are also illustrated.
- FIG. 1B further shows a voltage terminal Vd, ground voltage terminal Vs, word line W, bit line B, and bit line bar DB.
- FIG. 2A A specific conventional example of a shared contact region of an SRAM cell is shown in schematic cross-section in FIG. 2A .
- This figure illustrates a semiconductor substrate such as a silicon substrate 10 , which contains a P well 12 p, an N well 12 n, and intervening isolation regions 20 .
- a gate region 34 b Over the N well 12 n is positioned a gate region 34 b , which contains a gate conductor and gate insulator (not separately illustrated) and which corresponds, for example, to the gate of transistor TP 2 in FIGS. 1A-1B .
- P-type diffusion regions, 14 ps and 14 pd On either side of the gate region 34 b are P-type diffusion regions, 14 ps and 14 pd , which correspond, for example, to the source and drain regions of transistor TP 2 in FIGS. 1A-1B .
- gate region 34 a Over the P well is positioned gate region 34 a, which contains a gate conductor and gate insulator and which corresponds, for example, to a shared gate region of transistors TP 1 and TN 1 in FIGS. 1A-1B .
- the gate region 34 a is connected via shared contact 32 s to N-type region 14 n, which corresponds, for example, to the drain of transistor TN 2 in FIGS. 1A-1B .
- Shared contact 32 s, and well as other contacts 32 a, 32 b, 32 c are provided within insulating layer 30 .
- Contacts 32 s, 32 a, 32 b, 32 c may be created, for example, by forming holes in the dielectric layer 30 , and subsequently filling the holes with a metal, such as tungsten. Metal interconnects, such as 42 a and 42 b are then provided.
- the conventional structure shown in FIG. 2A has at least two significant disadvantages.
- a second problem is that the metal interconnect region 42 a cannot make contact with the shared contact 32 s, but rather must be isolated from it by routing the metal interconnect region 42 a around the shared contact 32 s. This adversely affects area use efficiency.
- FIG. 2B An alternative approach is shown in FIG. 2B .
- This approach like the one of FIG. 2A , has similar problems with respect to alignment, etch stops and metal filling during formation of the shared contact 32 s.
- the second issue of avoiding contact between the metal interconnect region 42 a and shared contact 32 s is addressed by providing a dielectric layer between them.
- this process requires separate steps for the formation of the shared contact 32 s and the other contacts 32 a, 32 b, 32 c, thereby increasing processing costs.
- a shared contact is a doped SiGe shared contact between (a) a gate conductor region shared by an N-channel MOSFET and a P-channel MOSFET and (b) a drain diffusion region of an N-channel MOSFET or of a P-channel MOSFET. Numerous other examples are discussed in the Detailed Description below.
- An advantage of the present invention is that problems associated with alignment, etch stops and metal filling that are experienced with other shared contact designs are avoided.
- FIG. 1A illustrates an equivalent circuit for a conventional SRAM circuit.
- FIG. 1B is a layout of an SRAM cell illustrating, among other things, shared contacts associated with the SRAM cell.
- FIG. 2A illustrates a schematic cross-section of a conventional example of a shared contact region of an SRAM cell.
- FIG. 2B illustrates a schematic cross-section of another conventional example of a shared contact region of an SRAM cell.
- FIG. 3 illustrates a schematic cross-section of a shared contact region, in accordance with an embodiment of the present invention.
- FIGS. 4A-4D are schematic cross-sections illustrating a method of forming the shared contact region of FIG. 3 , in accordance with an embodiment of the present invention.
- electronic devices benefiting from the present invention are MOSFET devices for which it is desired to provide a shared contact between a gate conductor region of at least one transistor and a diffusion region of at least one other transistor (e.g., between a gate conductor region positioned over a semiconductor substrate and a diffusion region within the substrate, such as a source or drain diffusion region).
- the shared contact is a doped semiconductor shared contact.
- FIG. 3 is an illustration of an SRAM cell 100 in accordance with an embodiment of the invention. It should be noted at the outset that, although the discussion to follow describes the use of SiGe shared contacts for connecting diffusion regions of N-channel double-diffused MOSFETs (DMOS transistors) to gate conductor regions within SRAM devices, including SRAM devices having embedded SiGe regions, the invention is not so limited.
- DMOS transistors N-channel double-diffused MOSFETs
- the invention is directed to the following: (a) shared contact materials in addition to doped SiGe contacts (including other doped semiconductor contacts such as doped Si contacts, doped Ge contacts, doped III-V semiconductor contacts, doped II-VI semiconductor contacts, and so forth), (b) contact with diffusion regions in addition to N-type diffusion regions, (c) MOSFETs in addition to double-diffused MOSFETs (e.g., single diffused MOSFETs, silicon-on-insulator MOSFETs, etc.), (d) devices in addition to SRAM devices (e.g., bipolar devices, etc.), (e) devices in addition to those containing embedded SiGe regions, and (f) circuits in addition to digital circuits (e.g., analog circuits).
- doped SiGe contacts including other doped semiconductor contacts such as doped Si contacts, doped Ge contacts, doped III-V semiconductor contacts, doped II-VI semiconductor contacts, and so forth
- MOSFETs in addition to double-diffused MOSFETs (e.g.
- an SRAM cell 100 is illustrated, which is built upon a substrate 10 , such as a silicon substrate.
- a substrate 10 such as a silicon substrate.
- dielectric isolation regions 20 such as field oxide regions, which typically extend to a maximum depth ranging from 100 nm to 500 nm.
- a P well 12 p which is typically doped with a P-type dopant such as boron, among others, to a doping concentration ranging from 1 ⁇ 10 ⁇ 15 to 1 ⁇ 10 ⁇ 17 cm ⁇ 3 and to a maximum depth ranging from 50 nm to 200 nm.
- an N well 12 p which is typically doped with a N-type dopant such as arsenic or phosphorous, among others, to a doping concentration ranging from 1 ⁇ 10 ⁇ 15 to 1 ⁇ 10 ⁇ 17 cm ⁇ 3 and to a maximum depth ranging from 50 nm to 200 nm.
- N-type diffusion regions 14 na and 14 nb which typically have a maximum doping concentration ranging from 1 ⁇ 10 ⁇ 13 to 1 ⁇ 10 ⁇ 15 cm ⁇ 3 and a maximum depth ranging from 400 nm to 800 nm.
- P-type diffusion regions 14 pa and 14 pb which typically have a maximum doping concentration ranging from 1 ⁇ 10 ⁇ 13 to 1 ⁇ 10 ⁇ 15 cm ⁇ 3 and a maximum depth ranging from 400 nm to 800 nm.
- gate regions 34 a and 34 b are provided over the P and N wells 12 p, 12 n, each of which includes a gate conductor (e.g., doped polysilicon having a conductivity ranging from 0.01 ohm-cm to 1 ohm-cm) separated from the substrate 10 by a gate dielectric (e.g., silicon oxide having a thickness ranging from 8 to 20 Angstroms).
- the gate regions 34 a , 34 b are flanked by dielectric spacers, formed from a material such as silicon oxide or silicon nitride, among others.
- a doped semiconductor shared contact such as a doped SiGe shared contact 36 is provided over, and in electrical contact with, a portion of gate region 34 a and a portion of N-type diffusion 14 n. It is note that in the present example, the left and right diffusion regions 14 na and 14 nb are connected, however, in other applications, the diffusion regions are separate. In the embodiment illustrated, embedded SiGe regions 36 a, 36 b are also provided at the surface of the P-type diffusion regions 14 pa and 14 pb .
- the doped SiGe regions are typically about 25 nm to 100 nm in thickness and having a maximum doping concentration ranging from 1 ⁇ 10 ⁇ 15 to 1 ⁇ 1 ⁇ 17 cm ⁇ 3.
- Typical dopants are N-type dopants such as phosphorus.
- the molar ratio of silicon to germanium in the alloy typically ranges from 2:1 to 1:2.
- Contacts 32 a, 32 b, 32 c typically metallic contacts such as tungsten, are provided within a dielectric layer 30 such as silicon dioxide or silicon nitride. Over the dielectric layer 30 are disposed conductive interconnects 42 a, 42 b, typically metallic interconnects such as tungsten. Interconnect 42 a is in electrical contact with contacts 32 a, 32 b, whereas interconnect 42 is in electrical contact with contact 32 c.
- gate region 34 a may correspond, for example to a shared gate of transistors TP 1 And TN 1 in FIG. 1
- N-type diffusion region 14 nb may correspond to the drain region of transistor TN 2
- the gate region 34 a and P-type diffusion regions 14 pa , 14 pb may correspond to the gate, drain and source regions of transistor TP 2 .
- FIG. 3 An exemplary scheme for making the device FIG. 3 will now be discussed in conjunction with FIGS. 4A-4D .
- a semiconductor substrate 10 for example, a silicon substrate, is provided, whereupon dielectric isolation regions 20 are formed in the substrate using a process such as an STI (shallow trench isolation) or a LOCOS (local oxidation of silicon) process.
- N and P wells 12 p, 12 n are then formed, followed, if desired, by VT adjust implants.
- a gate oxide layer (not separately illustrated), a doped polysilicon layer and a dielectric layer (e.g., SiN) are then formed over the substrate 10 and patterned, creating the gate structures 34 a, 34 b for the device which have dielectric caps 37 a, 37 b.
- Tip/halo implants may also be performed, if desired, followed by deposition of a spacer dielectric layer 35 , such as silicon oxide or silicon nitride.
- spacer dielectric layer 35 such as silicon oxide or silicon nitride.
- spacers 35 b are etched in the N well (P channel regions), for example, by performing a dry etching step. This is followed the formation of recesses 12 r in the N well 12 n, for example, using a dry etching step.
- the mask is then removed from the P-well regions, resulting in the structure shown in FIG. 4A .
- a further mask is then provided, and a hole is then patterned in the dielectric layers 35 , 37 a through an aperture in the further mask, for example, via an additional etch step.
- the further mask is removed, and an SiGe epitaxial layer is then grown over the device surface, for example, by a silicon epitaxial growth process, thereby forming SiGe shared contact 36 c, and well as recessed SiGe regions 36 a and 36 b.
- the resulting structure is shown in FIG. 4B .
- the spacer dielectric layer 35 is then etched in the P well region (with or without a mask over the N well region), thereby forming spacer 35 a on left side of the gate 34 a.
- N impurity ions are then implanted/diffused in the P well region, forming diffusion regions 14 na and 14 nb .
- P impurity ions are implanted/diffused in the N well region, forming diffusion regions 14 pa and 14 pb .
- the resulting structure is illustrated in FIG. 4C .
- a dielectric layer 30 such as a layer of silicon dioxide, is then deposited over the structure of FIG. 4C , which is then masked and etched to form contact holes as is known in the SRAM art.
- a conductive layer such as a tungsten layer is then deposited, filling the contact holes, and the conductive layer is etched or polished to the upper surface of 30 to produce contacts 32 a, 32 b, 32 c as illustrated in FIG. 4D .
- interconnects 42 a, 42 b are then deposited, masked and etched to form interconnects 42 a, 42 b, as illustrated in FIG. 3 . Additional processes are then conducted as is known in the art.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
In one aspect, the present invention provides electronic devices that comprise a doped semiconductor shared contact between (a) a gate conductor region of at least one transistor and (b) a source/drain diffusion region of at least one transistor. One specific example of such as shared contact, among many others, is a doped SiGe shared contact between (a) a gate conductor region shared by an N-channel MOSFET and a P-channel MOSFET and (b) a drain diffusion region of an N-channel MOSFET or of a P-channel MOSFET.
Description
- The present invention relates to shared contacts that are provided between a gate of one MOSFET transistor and a source or drain region of another MOSFET transistor, for example, within SRAM devices.
- MOSFET devices are widely used in electronic products. One common example of a MOSFET device is a static random access memory (SRAM) device, which holds binary information. SRAMs are frequently used in the electronics industry, due to their combination of speed, low power, and lack of requirement for refresh.
- Standard SRAM cells commonly use cross-coupled inverters, having two N-channel and two P-channel transistors each, accessed by two pass transistors. Such cells are sometimes referred to as “6T” cells, since (with the two pass transistors) they have six transistors per cell, although other configurations are possible (e.g., four pass transistors are used to access the SRAM cell in 2-port memory devices, etc.).
- An equivalent circuit for a conventional SRAM circuit is shown in
FIG. 1A . As shown inFIG. 1A , the SRAM includes first and second inverters INV1 and INV2, which form a latch, and access transistors TA1 and TA2 for selectively driving the first and second inverters INV1 and INV2. The first inverter INV1 includes a first PMOS transistor TP1 and a first NMOS transistor TN1, and the second inverter INV2 includes a second PMOS transistor TP2 and a second NMOS transistor TN2. The source of each of the first and second PMOS transistors TP1 and TP2 is coupled to a voltage terminal Vdd. The drain of the first PMOS transistor TP1 is coupled to the drain of the first NMOS transistor TN1, while the drain of the second PMOS transistor TP2 is coupled to the drain of the second NMOS transistor TN2. The source of each of the first and second NMOS transistors TN1 and TN2 is coupled to a ground voltage terminal Vss. The gate of the first PMOS transistor TP1 is coupled to that of the first NMOS transistor TN1, and the two gates are coupled to the output terminal S2 of the second inverter INV2, that is, to a common drain between the second PMOS transistor TP2 and the second NMOS transistor TN2. The gate of the second PMOS transistor TP2 is coupled to that of the second NMOS transistor TN2, and the two gates are coupled to the output terminal S1 of the first inverter INV1, that is, to a common drain between the first PMOS transistor TP1 and the first NMOS transistor TN1. The gate of the first access transistor TA1 is coupled to a word line WL, its source is coupled to a bit line BL, and its drain is coupled to the output terminal S1 of the first inverter INV1. Similarly, the gate of the second access transistor TA2 is coupled to the word line WL, its source is coupled to a bit line bar DBL, and its drain is coupled to the output terminal S2 of the second inverter INV2. Here, the bit line bar DBL line carries the inverted BL signal. - In circuits that utilize MOSFET devices, including SRAMs, a gate electrode of one transistor may be directly connected with a neighboring source or drain region of another transistor. If the gate electrode and the source/drain region are closely arranged, a shared contact may be formed for electrical connection, instead of separate contacts. Shared contacts are advantageous, for example, in that a reduction in cell size is generally achieved as the number of contacts decreases.
- For example,
FIG. 1B illustrates one (of many) possible layouts of an SRAM cell having an equivalent circuit like that ofFIG. 1A .FIG. 1B shows access transistors TA1 and TA2, a first inverter including a first PMOS transistor TP1 and a first NMOS transistor TN1, and a second inverter including a second PMOS transistor TP2 and a second NMOS transistor TN2, including various gate regions G1, G2 and drain/source regions D1, D2, D3, D4 corresponding to these transistors. Shared contacts S are also illustrated.FIG. 1B further shows a voltage terminal Vd, ground voltage terminal Vs, word line W, bit line B, and bit line bar DB. - A specific conventional example of a shared contact region of an SRAM cell is shown in schematic cross-section in
FIG. 2A . This figure illustrates a semiconductor substrate such as asilicon substrate 10, which contains aP well 12 p, an N well 12 n, and interveningisolation regions 20. Over theN well 12 n is positioned agate region 34 b, which contains a gate conductor and gate insulator (not separately illustrated) and which corresponds, for example, to the gate of transistor TP2 inFIGS. 1A-1B . On either side of thegate region 34 b are P-type diffusion regions, 14 ps and 14 pd, which correspond, for example, to the source and drain regions of transistor TP2 inFIGS. 1A-1B . Over the P well is positionedgate region 34 a, which contains a gate conductor and gate insulator and which corresponds, for example, to a shared gate region of transistors TP1 and TN1 inFIGS. 1A-1B . Thegate region 34 a is connected via sharedcontact 32 s to N-type region 14 n, which corresponds, for example, to the drain of transistor TN2 inFIGS. 1A-1B . Sharedcontact 32 s, and well asother contacts insulating layer 30.Contacts dielectric layer 30, and subsequently filling the holes with a metal, such as tungsten. Metal interconnects, such as 42 a and 42 b are then provided. - The conventional structure shown in
FIG. 2A has at least two significant disadvantages. First, as the device shrinks, it becomes more and more difficult to establish sharedcontacts 32 s which reach both thegate 34 a and thediffusion region 14 n, without experiencing problems in conjunction with alignment, etch stops and metal filling, each of which may adversely affects yield. A second problem is that themetal interconnect region 42 a cannot make contact with the sharedcontact 32 s, but rather must be isolated from it by routing themetal interconnect region 42 a around the sharedcontact 32 s. This adversely affects area use efficiency. - An alternative approach is shown in
FIG. 2B . This approach, like the one ofFIG. 2A , has similar problems with respect to alignment, etch stops and metal filling during formation of the sharedcontact 32 s. The second issue of avoiding contact between themetal interconnect region 42 a and sharedcontact 32 s, however, is addressed by providing a dielectric layer between them. However, this process requires separate steps for the formation of the sharedcontact 32 s and theother contacts - The above and other drawbacks of devices having shared contacts are addressed by the present invention, in which electronic devices are provided that comprise a doped semiconductor shared contact between a gate conductor region of at least one transistor and a diffusion region of at least one transistor.
- One specific example of such a shared contact, among many others, is a doped SiGe shared contact between (a) a gate conductor region shared by an N-channel MOSFET and a P-channel MOSFET and (b) a drain diffusion region of an N-channel MOSFET or of a P-channel MOSFET. Numerous other examples are discussed in the Detailed Description below.
- An advantage of the present invention is that problems associated with alignment, etch stops and metal filling that are experienced with other shared contact designs are avoided.
- These and other aspects, embodiments and advantages of the present invention will become immediately apparent to those of ordinary skill in the art upon review of the Detailed Description and Claims to follow.
-
FIG. 1A illustrates an equivalent circuit for a conventional SRAM circuit. -
FIG. 1B is a layout of an SRAM cell illustrating, among other things, shared contacts associated with the SRAM cell. -
FIG. 2A illustrates a schematic cross-section of a conventional example of a shared contact region of an SRAM cell. -
FIG. 2B illustrates a schematic cross-section of another conventional example of a shared contact region of an SRAM cell. -
FIG. 3 illustrates a schematic cross-section of a shared contact region, in accordance with an embodiment of the present invention. -
FIGS. 4A-4D are schematic cross-sections illustrating a method of forming the shared contact region ofFIG. 3 , in accordance with an embodiment of the present invention. - A more complete understanding of the present invention is available by reference to the following detailed description of various aspects and embodiments of the invention. The detailed description of the invention which follows is intended to illustrate but not limit the invention. The scope of the invention is defined by the claims.
- In general, electronic devices benefiting from the present invention are MOSFET devices for which it is desired to provide a shared contact between a gate conductor region of at least one transistor and a diffusion region of at least one other transistor (e.g., between a gate conductor region positioned over a semiconductor substrate and a diffusion region within the substrate, such as a source or drain diffusion region). In the present invention, the shared contact is a doped semiconductor shared contact.
-
FIG. 3 is an illustration of anSRAM cell 100 in accordance with an embodiment of the invention. It should be noted at the outset that, although the discussion to follow describes the use of SiGe shared contacts for connecting diffusion regions of N-channel double-diffused MOSFETs (DMOS transistors) to gate conductor regions within SRAM devices, including SRAM devices having embedded SiGe regions, the invention is not so limited. For example, the invention is directed to the following: (a) shared contact materials in addition to doped SiGe contacts (including other doped semiconductor contacts such as doped Si contacts, doped Ge contacts, doped III-V semiconductor contacts, doped II-VI semiconductor contacts, and so forth), (b) contact with diffusion regions in addition to N-type diffusion regions, (c) MOSFETs in addition to double-diffused MOSFETs (e.g., single diffused MOSFETs, silicon-on-insulator MOSFETs, etc.), (d) devices in addition to SRAM devices (e.g., bipolar devices, etc.), (e) devices in addition to those containing embedded SiGe regions, and (f) circuits in addition to digital circuits (e.g., analog circuits). - In the partial cross-sectional view of
FIG. 3 , anSRAM cell 100 is illustrated, which is built upon asubstrate 10, such as a silicon substrate. Within an upper surface of thesubstrate 10 are formeddielectric isolation regions 20, such as field oxide regions, which typically extend to a maximum depth ranging from 100 nm to 500 nm. - Between the
isolation regions isolation regions - Proximate the surface of the P well 12 p are N-type diffusion regions 14 na and 14 nb, which typically have a maximum doping concentration ranging from 1×10̂13 to 1×10̂15 cm−3 and a maximum depth ranging from 400 nm to 800 nm. Proximate the surface of the N well 12 n are P-type diffusion regions 14 pa and 14 pb, which typically have a maximum doping concentration ranging from 1×10̂13 to 1×10̂15 cm−3 and a maximum depth ranging from 400 nm to 800 nm.
- Over the P and
N wells gate regions substrate 10 by a gate dielectric (e.g., silicon oxide having a thickness ranging from 8 to 20 Angstroms). Thegate regions - A doped semiconductor shared contact such as a doped SiGe shared contact 36 is provided over, and in electrical contact with, a portion of
gate region 34 a and a portion of N-type diffusion 14 n. It is note that in the present example, the left and right diffusion regions 14 na and 14 nb are connected, however, in other applications, the diffusion regions are separate. In the embodiment illustrated, embeddedSiGe regions -
Contacts dielectric layer 30 such as silicon dioxide or silicon nitride. Over thedielectric layer 30 are disposedconductive interconnects Interconnect 42 a is in electrical contact withcontacts contact 32 c. - In the particular embodiment shown in
FIG. 3 ,gate region 34 a may correspond, for example to a shared gate of transistors TP1 And TN1 inFIG. 1 , while N-type diffusion region 14 nb may correspond to the drain region of transistor TN2, while thegate region 34 a and P-type diffusion regions 14 pa, 14 pb may correspond to the gate, drain and source regions of transistor TP2. - One of ordinary skill in the art will recognize, however, that innumerable other schemes are possible.
- An exemplary scheme for making the device
FIG. 3 will now be discussed in conjunction withFIGS. 4A-4D . - A
semiconductor substrate 10, for example, a silicon substrate, is provided, whereupondielectric isolation regions 20 are formed in the substrate using a process such as an STI (shallow trench isolation) or a LOCOS (local oxidation of silicon) process. N andP wells substrate 10 and patterned, creating thegate structures dielectric caps spacer dielectric layer 35, such as silicon oxide or silicon nitride. After masking the P well (N channel) regions of the device, spacers 35 b are etched in the N well (P channel regions), for example, by performing a dry etching step. This is followed the formation ofrecesses 12 r in the N well 12 n, for example, using a dry etching step. The mask is then removed from the P-well regions, resulting in the structure shown inFIG. 4A . - A further mask is then provided, and a hole is then patterned in the
dielectric layers contact 36 c, and well as recessedSiGe regions FIG. 4B . - The
spacer dielectric layer 35 is then etched in the P well region (with or without a mask over the N well region), thereby formingspacer 35 a on left side of thegate 34 a. N impurity ions are then implanted/diffused in the P well region, forming diffusion regions 14 na and 14 nb. Similarly, P impurity ions are implanted/diffused in the N well region, forming diffusion regions 14 pa and 14 pb. The resulting structure is illustrated inFIG. 4C . - A
dielectric layer 30, such as a layer of silicon dioxide, is then deposited over the structure ofFIG. 4C , which is then masked and etched to form contact holes as is known in the SRAM art. A conductive layer such as a tungsten layer is then deposited, filling the contact holes, and the conductive layer is etched or polished to the upper surface of 30 to producecontacts FIG. 4D . - An additional conductive layer is then deposited, masked and etched to form interconnects 42 a, 42 b, as illustrated in
FIG. 3 . Additional processes are then conducted as is known in the art. - Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention.
Claims (20)
1. An electronic device comprising a doped semiconductor shared contact between (a) a gate conductor region of at least one transistor and (b) a diffusion region of at least one transistor.
2. The device of claim 1 , wherein said gate conductor region is shared by at least two transistors.
3. The device of claim 1 , wherein said diffusion region is shared by at least two transistors.
4. The device of claim 1 , wherein said device comprises a shared contact between (a) a gate conductor region of at least one transistor and (b) a drain diffusion region of an N-channel MOSFET.
5. The device of claim 1 , wherein said device comprises a shared contact between (a) a gate conductor region shared by an N-channel MOSFET and a P-channel MOSFET and (b) a drain diffusion region of an N-channel MOSFET or of a P-channel MOSFET.
6. The device of claim 1 , comprising an SRAM cell.
7. The device of claim 6 , wherein said device comprises (a) a first shared contact between (i) a gate conductor region shared by a first N-channel MOSFET and a first P-channel MOSFET and (ii) a drain diffusion region of a second N-channel MOSFET, (b) a second shared contact between (i) a gate conductor region shared by said second N-channel MOSFET and a second P-channel MOSFET and (ii) a drain diffusion region of said first P-channel MOSFET.
8. The device of claim 1 , wherein at least one of said transistors is a double diffused MOSFET.
9. The device of claim 1 , comprising a bipolar transistor device.
10. The device of claim 1 , wherein the doped semiconductor shared contact comprises a doped semiconductor alloy.
11. The device of claim 10 , wherein said doped semiconductor alloy comprises silicon and germanium,
12. The device of claim 11 , wherein the molar ratio of silicon to germanium in the alloy ranges from 2:1 to 1:2.
13. The device of claim 11 , wherein said doped semiconductor alloy is doped with an N-type dopant.
14. The device of claim 11 , wherein said gate conductor region and said source/drain diffusion region each comprises silicon.
15. The device of claim 11 , wherein said device comprises a MOSFET having a doped semiconductor alloy in its source region, drain region or both.
16. The device of claim 11 , wherein said device comprises a MOSFET having a doped semiconductor alloy comprising silicon and germanium embedded in its source region, drain region or both.
17. An electronic device comprising a substrate, a doped region of first conductivity type within said substrate, a diffusion region of second conductivity type opposite said first conductivity type within said doped region, a gate region comprising a gate conductor and a gate oxide over said doped region, and a doped semiconductor shared contact between said gate conductor and said diffusion region.
18. The device of claim 17 , wherein said first conductivity type is P-type conductivity and said second conductivity type is N-type conductivity.
19. The device of claim 17 , wherein said substrate comprises silicon and said doped semiconductor shared contact comprises silicon and germanium.
20. The device of claim 17 , comprising an SRAM cell.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/120,399 US20140252471A1 (en) | 2005-02-24 | 2014-05-14 | Shared contacts for mosfet devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/064,586 US8878307B2 (en) | 2005-02-24 | 2005-02-24 | Shared contacts for MOSFET devices |
US14/120,399 US20140252471A1 (en) | 2005-02-24 | 2014-05-14 | Shared contacts for mosfet devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/064,586 Continuation US8878307B2 (en) | 2005-02-24 | 2005-02-24 | Shared contacts for MOSFET devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140252471A1 true US20140252471A1 (en) | 2014-09-11 |
Family
ID=36911786
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/064,586 Expired - Fee Related US8878307B2 (en) | 2005-02-24 | 2005-02-24 | Shared contacts for MOSFET devices |
US14/120,399 Abandoned US20140252471A1 (en) | 2005-02-24 | 2014-05-14 | Shared contacts for mosfet devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/064,586 Expired - Fee Related US8878307B2 (en) | 2005-02-24 | 2005-02-24 | Shared contacts for MOSFET devices |
Country Status (1)
Country | Link |
---|---|
US (2) | US8878307B2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009111200A (en) * | 2007-10-31 | 2009-05-21 | Panasonic Corp | Semiconductor device and fabrication method for same |
US20110309424A1 (en) * | 2010-06-21 | 2011-12-22 | United Microelectronics Cor | Structure of memory device and process for fabricting the same |
WO2013095377A1 (en) | 2011-12-20 | 2013-06-27 | Intel Corporation | Self-aligned contact metallization for reduced contact resistance |
US10964705B2 (en) * | 2018-09-10 | 2021-03-30 | Semiconductor Components Industries, Llc | Method of forming a semiconductor device |
US20230068359A1 (en) * | 2021-08-30 | 2023-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Compact static random-access memory structure |
CN115295615A (en) * | 2022-10-08 | 2022-11-04 | 合肥晶合集成电路股份有限公司 | Semiconductor structure and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020093042A1 (en) * | 2001-01-15 | 2002-07-18 | Sang-Jeong Oh | Integrated circuit devices that utilize doped Poly-Si1-xGex conductive plugs as interconnects and methods of fabricating the same |
US6492244B1 (en) * | 2001-11-21 | 2002-12-10 | International Business Machines Corporation | Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices |
US6794730B2 (en) * | 2000-12-31 | 2004-09-21 | Texas Instruments Incorporated | High performance PNP bipolar device fully compatible with CMOS process |
US7176522B2 (en) * | 2003-11-25 | 2007-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having high drive current and method of manufacturing thereof |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5801396A (en) | 1989-01-18 | 1998-09-01 | Stmicroelectronics, Inc. | Inverted field-effect device with polycrystalline silicon/germanium channel |
JPH07106570A (en) * | 1993-10-05 | 1995-04-21 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
KR100230740B1 (en) | 1996-06-29 | 1999-11-15 | 김영환 | A sram and manufacturing method thereof |
JP2000188340A (en) | 1998-12-21 | 2000-07-04 | Mitsubishi Electric Corp | Static semiconductor storage device and its manufacture |
JP2002246600A (en) | 2001-02-13 | 2002-08-30 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
KR100414220B1 (en) | 2001-06-22 | 2004-01-07 | 삼성전자주식회사 | Semiconductor device having shared contact and fabrication method thereof |
KR100450683B1 (en) | 2002-09-04 | 2004-10-01 | 삼성전자주식회사 | SRAM device formed on SOI substrate |
JP2004273972A (en) | 2003-03-12 | 2004-09-30 | Renesas Technology Corp | Semiconductor device |
-
2005
- 2005-02-24 US US11/064,586 patent/US8878307B2/en not_active Expired - Fee Related
-
2014
- 2014-05-14 US US14/120,399 patent/US20140252471A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6794730B2 (en) * | 2000-12-31 | 2004-09-21 | Texas Instruments Incorporated | High performance PNP bipolar device fully compatible with CMOS process |
US20020093042A1 (en) * | 2001-01-15 | 2002-07-18 | Sang-Jeong Oh | Integrated circuit devices that utilize doped Poly-Si1-xGex conductive plugs as interconnects and methods of fabricating the same |
US6492244B1 (en) * | 2001-11-21 | 2002-12-10 | International Business Machines Corporation | Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices |
US7176522B2 (en) * | 2003-11-25 | 2007-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having high drive current and method of manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
US8878307B2 (en) | 2014-11-04 |
US20060186482A1 (en) | 2006-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100530305B1 (en) | Vertical mosfet sram cell | |
KR101275758B1 (en) | Semiconductor device including a plurality of stacked transistors and method of fabricating the same | |
US4881105A (en) | Integrated trench-transistor structure and fabrication process | |
EP0749165B1 (en) | Thin film transistor in insulated semiconductor substrate and manufacturing method thereof | |
US5422296A (en) | Process for forming a static-random-access memory cell | |
JP2950558B2 (en) | Semiconductor device | |
US20140252471A1 (en) | Shared contacts for mosfet devices | |
US20060049467A1 (en) | Body-tied-to-source MOSFETs with asymmetrical source and drain regions and methods of fabricating the same | |
KR100450723B1 (en) | Method for forming a semiconductor device and method for delayed doping | |
KR20010033347A (en) | Silicon-on-insulator configuration which is compatible with bulk cmos architecture | |
KR20020062200A (en) | Semiconductor device and method of fabricating the same | |
KR19990045046A (en) | Method of manufacturing BiCMOS semiconductor device | |
US20050116265A1 (en) | Semiconductor device | |
US6031271A (en) | High yield semiconductor device and method of fabricating the same | |
US20220005950A1 (en) | Integrated Assemblies having Transistors Configured for High-Voltage Applications, and Methods of Forming Integrated Assemblies | |
US6762464B2 (en) | N-p butting connections on SOI substrates | |
US6690071B2 (en) | Semiconductor device using junction leak current | |
US7355218B2 (en) | Semiconductor component with a MOS transistor | |
KR100344489B1 (en) | Manufacturing method of semiconductor integrated circuit device | |
US11217605B2 (en) | Semiconductor device and method of manufacturing the same | |
US6914338B1 (en) | Memory cell having conductive sill | |
JPH0695528B2 (en) | Method for manufacturing semiconductor device | |
US6198137B1 (en) | Semiconductor device | |
US7638828B2 (en) | Embedded capacitor | |
US10777558B1 (en) | CMOS-based integrated circuit products with isolated P-wells for body-biasing transistor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY ELECTRONICS INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIYATA, KOJI;REEL/FRAME:034682/0084 Effective date: 20150107 Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIYATA, KOJI;REEL/FRAME:034682/0084 Effective date: 20150107 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |