US20140208280A1 - Modeling mechanical behavior with layout-dependent material properties - Google Patents
Modeling mechanical behavior with layout-dependent material properties Download PDFInfo
- Publication number
- US20140208280A1 US20140208280A1 US13/745,732 US201313745732A US2014208280A1 US 20140208280 A1 US20140208280 A1 US 20140208280A1 US 201313745732 A US201313745732 A US 201313745732A US 2014208280 A1 US2014208280 A1 US 2014208280A1
- Authority
- US
- United States
- Prior art keywords
- design
- anisotropic
- layer
- information
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G06F17/5081—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/08—Thermal analysis or thermal optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Definitions
- This application relates generally to semiconductor design automation and more particularly to modeling mechanical behavior with layout-dependent material properties.
- Integrated circuits are ubiquitous in modern electronic devices and systems. These highly complex systems are typically manufactured through exceedingly complicated, multi-step processes which include photolithographic printing, chemical processing, and handling. Such modern systems contain a variety of circuits including digital, analog, and mixed-signal components which are difficult and expensive to manufacture. Feature sizes of the components now comprising such systems are routinely smaller than the wavelength of visible light.
- the rapidly changing demands of the various markets which consume the chips drive ever-increasing device count, performance, feature sets, system versatility, and a variety of other system demands which impose contradictory design requirements on the design process.
- System designers are required to make significant tradeoffs in their designs to balance system performance, physical size, architectural complexity, power consumption, heat dissipation, fabrication complexity, and cost, to name only a few. Each design decision exercises a profound influence on the resulting system design.
- a specification to which system designers design and test their electronic systems is the standard against which a system is compared. Therefore, the systems designers must ensure that their designs conform to the systems specification.
- the specification defines electrical performance, feature size, power consumption, heat dissipation, operating temperature range, temperature cycles, mechanical performance, and the like, and so on.
- An isotropic or “smear” material representation is replaced by layout-dependent anisotropic representation based on material properties and structural information.
- Each interconnect and via layer that makes up the BEOL stack is evaluated individually.
- Anisotropic and layout dependent average material properties for each layer and region of interest within a layer or design are obtained. These properties take into account layout specific information such as layer levels, metal line directions, and local pattern densities in order to enhance simulation accuracy.
- Average materials properties are computed directly by extracting layout and layer geometry information from layout information file formats such as ITF and GDS.
- a computer-implemented method for design analysis comprising: obtaining a design and integrated circuit structural information for the design; extracting anisotropic information from the integrated circuit structural information; computing layout dependent material volume fractions using the integrated circuit structural information; determining anisotropic mechanical properties based on the anisotropic information; and calculating mechanical responses based on the anisotropic mechanical properties and the material volume fractions.
- the computing layout dependent material volume fractions may include computing a dependent material volume fraction for one layer.
- the one layer may include an interconnect layer, a via layer, or a region of interest.
- the design may include a plurality of layers.
- the design may be three dimensional.
- the structural information may be included in an interconnect technology file (ITF).
- the structural information may include one or more of vertical geometry information, material thickness, or layout dimensions.
- the structural information may include one or more of metallization thickness, metallization resistivity, dielectric thickness, dielectric permeability, metallization width, or metallization length.
- the layout dependent material volume fractions may be computed based on evaluation of three-dimensional structures.
- the material volume fractions may comprise an amount of metal included within a three-dimensional volume.
- the anisotropic mechanical properties may be determined using an averaging scheme.
- the averaging scheme may include serial averaging.
- the averaging scheme may include parallel averaging.
- the calculating of mechanical responses may be for a specified layer.
- the calculating mechanical responses may be for a plurality of layers.
- the calculating mechanical responses may be for a specified region.
- the method may further comprise determining critical parameters for the integrated circuit structural information.
- the critical parameters may include one or more of layer composition, volume, direction, or layer level.
- the method may further comprise determining volumes from coordinate and thickness information.
- the method may further comprise determining local material properties from the critical parameters and three-dimensional volumes.
- the design may include a semiconductor chip.
- the design may further include a package.
- the method may further comprise modeling mechanical interaction between the semiconductor chip and the package.
- the design may include through-silicon vias.
- the method may further comprise calculating mechanical responses for a plurality of interconnect layers or via layers where each layer is considered individually.
- the one or more of interconnect line directions, local pattern densities, or level of layers may be analyzed to determine anisotropic mechanical properties.
- the extracting anisotropic information may be based on information from technology files and design files.
- the calculating mechanical responses may be based on anisotropic material dependencies and layout dependent material properties.
- a computer system for design analysis comprises: a memory which stores instructions; one or more processors coupled to the memory wherein the one or more processors are configured to: obtain a design and integrated circuit structural information for the design; extract anisotropic information from the integrated circuit structural information; compute layout dependent material volume fractions using the integrated circuit structural information; determine anisotropic mechanical properties based on the anisotropic information; and calculate mechanical responses based on the anisotropic mechanical properties and the material volume fractions.
- a computer program product embodied in a non-transitory computer readable medium for design analysis comprises: code for obtaining a design and integrated circuit structural information for the design; code for extracting anisotropic information from the integrated circuit structural information; code for computing layout dependent material volume fractions using the integrated circuit structural information; code for determining anisotropic mechanical properties based on the anisotropic information; and code for calculating mechanical responses based on the anisotropic mechanical properties and the material volume fractions.
- FIG. 1 is a flow diagram for design information analysis.
- FIG. 2 is a flow diagram for calculating responses.
- FIG. 3 is a design automation flow for modeling mechanical response.
- FIG. 4 is an example chip and package profile.
- FIG. 5 is an example BEOL profile for a semiconductor ship.
- FIG. 6 shows an example region of interest.
- FIG. 7 is an example of layer analysis.
- FIG. 8 is a system diagram for mechanical modeling of BEOL structures.
- Modern semiconductor systems are often composed of many circuits and circuit types contained on semiconductor chips.
- Semiconductor chips typically have a vast number of connections where the uppermost layer of the chip is often covered with input/output (I/O) pads.
- the chips that make up the system are mounted into packages using solder bumps.
- the solder bumps form connections between the I/O pads of the chip and the corresponding connections of the package.
- the solder bumps are surrounded by an underfill material which provides, among other things, a better mechanical connection between the chip and the package and improves chip reliability by environmentally sealing the chip connections.
- the chip is typically inverted and then attached to the substrate. This inversion, called “flip chip” technology, is common in the semiconductor industry.
- the connections within a chip typically involve numerous layers of wires, vias, and contacts surrounded by dielectric or insulator layers.
- the chips making up the electronic systems operate by sourcing, sinking, and steering current to the various circuits and subcircuits that make up the chip.
- the many paths through the circuits and subcircuits of the chip are, among their other properties, resistive. Thus, heat results from current switching throughout the chip. This heating of the chip results even under normal operating conditions. In the case of high power chips, such heating may be extreme. Further, since some of the circuits and subcircuits of the chip are more active than others, there are regions of the chips that are relatively hotter than others.
- the thermal profiles of the chip, package substrate, and interconnection layers are not constant. The thermal coefficients of expansion of the chip, interconnecting layers of the BEOL, and package cause the chips and interconnecting layers to undergo stress. The mismatch between coefficients of thermal expansion also introduces residual stress during fabrication and package process steps. The metal wires, vias, and insulating underfill materials making up the layers between the chips and the substrate may be damaged, as may the physically delicate chip.
- Modeling the mechanical behavior of the connections between the solder bumps of a chip and the interconnecting layers of the BEOL involves a computationally complex and prohibitively expensive three-dimensional (3D) simulation problem.
- Attempts to simplify this simulation problem have traditionally included calculating the volume percent average for all of the interconnecting wires, vias, and insulating materials in the layers within a semiconductor chip to estimate an averaged volume “smear” of the materials.
- calculating the smear has proven an unreliable method of simplifying the simulation problem.
- the smear does not take into account critical design parameters such as metal density variation from location to location, directional arrangements of metal interconnects from layer to layer, pattern characteristic changes, and metal changes from lower interconnect layers to upper interconnect layers.
- the computational simplicity of the smear masks critical potential design problems such as the uneven distribution of metalization or an unreliable structure with high stress.
- each interconnect and via layer that makes up the BEOL layers between the chip and the substrate is considered individually.
- Anisotropic and layout dependent average material properties for each layer and region of interest are obtained. These properties take into account metal line directions, local pattern densities, and layer levels.
- Average material properties are computed directly using geometry information extracted from process geometry files such as ITF and GDS files. The local material properties are obtained using serial, parallel, or a combination of serial and parallel averaging to obtain the local material properties for any specified layers or regions of interest.
- FIG. 1 is a flow diagram for design information analysis.
- a flow 100 for modeling mechanical behavior is described and comprises a computer-implemented method for design analysis.
- the flow 100 includes obtaining a design 110 and integrated circuit structural information for the design.
- the obtaining can include importing a design and supporting information or it can involve having the design and information already within a software tool.
- the obtaining can be part of an electronic design automation (EDA) process.
- EDA electronic design automation
- the design may comprise various types of structural information describing critical features about the design.
- the structural information may include layer information including type of material, dimensions, and the like.
- the design may be three-dimensional, describing, for example, the connections between a chip and a substrate or package.
- the structural information is included in an interconnect technology file (ITF).
- the layout may be in the form of GDSII, OASISTM, or some other format for describing various shapes, sizes, and relationships of elements in a semiconductor layout.
- the flow 100 includes extracting anisotropic information 120 from the integrated circuit structural information.
- the extracted information may include details about the structure of the layers within a chip.
- the structural information may include one or more of vertical geometry information, material thickness, layout dimensions and the like.
- the extracting of anisotropic information may be based on the information from technology files and design files.
- the structural information may include one or more of metallization thickness, metallization resistivity, dielectric thickness, dielectric permeability, metallization width, or metallization length.
- the flow 100 may further comprise determining critical parameters 122 for the integrated circuit structural information.
- the critical information may be based on a layer or a collection of layers—for example, interconnect layers, vias, or dielectric materials.
- the critical information may include a variety of parameters including one or more of layer composition, volume, direction, or layer level. The critical parameters may be determined for each layer within the BEOL layers.
- the flow 100 may further comprise determining volumes 130 from coordinate and thickness information.
- the determined volumes will depend on the length, width, and height of a layer for a region of interest. Each layer can have a separate volume calculated as heights vary from layer to layer.
- the flow 100 includes computing layout dependent material volume fractions 140 using the integrated-circuit structural information and layout. Based on the determined volumes, the wiring and insulator within a layer can be analyzed to determine how much of the layer is metalization and how much is insulator. These amounts are used to compute the material volume fraction.
- the layout dependent material volume fractions may be computed based on evaluation of three-dimensional structures. The layout in a specific region impacts the fraction value and will vary from region to region and will also vary in different directions across a chip.
- the metalization on a chip often has a predominant direction for each layer.
- the direction of the metalization can impact the mechanical expansion in that direction due to the thermal coefficient for that metal.
- the computation of volume factions can be done based on averaging 142 .
- the averaging scheme may include serial averaging to obtain local material properties for any specified layers or regions of interest.
- the sequence of structures i.e. metalization and insulator
- the averaging scheme may include parallel averaging to obtain local material properties for layers or regions of interest.
- a region can have a group of structures neighboring each other. When a region is traversed, the neighboring structures can be averaged in parallel to evaluate an overall average.
- the vias and metalization can be averaged in parallel through the vertical region.
- the flow 100 includes determining anisotropic mechanical material properties 150 based on the anisotropic information.
- the mechanical properties may be determined for local material properties based on the critical parameters and volumes as well as the volume fractions for metallization.
- the mechanical material properties can be determined for an individual layer as opposed to multiple layers in a smear. Once mechanical material properties are determined for multiple layers individually, the mechanical material impact of the multiple layers can be evaluated.
- Various steps in the flow 100 may be changed in order, repeated, omitted, or the like without departing from the disclosed concepts.
- Various embodiments of the flow 100 may be included in a computer program product embodied in a non-transitory computer readable medium that includes code executable by one or more processors.
- FIG. 2 is a flow diagram for calculating responses.
- a flow 200 may continue from or be part of the previous flow 100 .
- the flow 200 includes determining anisotropic mechanical properties 210 based on the anisotropic information.
- Each interconnect and via layer of a BEOL stack may be evaluated individually.
- Anisotropic and layout dependent average material properties for each layer may be determined based on metal line direction of interconnect, pattern densities, layer levels, and the like.
- Local anisotropic mechanical properties may be determined.
- anisotropic and layout-dependent average material properties for each region of interest may be determined based on the metal line direction of the interconnect, local pattern densities, layer levels, vias, and the like.
- a region of interest may be a stack of metalization layers and vias connecting the metallization layers. Therefore, the region could cover multiple layers with each layer being evaluated individually or the combination of layers being evaluated collectively to determine their mechanical properties.
- the flow 200 may further comprise modeling the mechanical interaction 220 between a semiconductor chip and a package.
- a flip-chip technology may utilize solder bumps and surrounding underfill material to attach a chip to a package.
- the anisotropic mechanical material properties can be used to model mechanical interactions between the chip and the package on which the chip is mounted.
- the BEOL on-chip wiring includes multiple layers of interconnect, vias, and dielectric material. The heating of the chip due to normal operation may cause stresses and strains among the semiconductor, BEOL, and the package.
- a model of the mechanical interaction between a semiconductor chip and a package may comprise a 3-D model of the BEOL layers.
- the flow 200 includes calculating mechanical responses 230 based on the anisotropic mechanical properties and the material volume fractions. Such calculating may evaluate 2-D and 3-D models of the layers of the BEOL materials between a chip and a package or substrate. The calculating may be based on layout-dependent material volume fractions and determined volumes. The calculating of mechanical responses 230 may be based on anisotropic material dependencies and layout dependent material properties. The calculating of mechanical responses may be for a specified region. The flow 200 may further comprise calculating mechanical responses 232 for a plurality of interconnect layers or via layers where each layer is considered individually. Various steps in the flow 200 may be changed in order, repeated, omitted, or the like without departing from the disclosed concepts. Various embodiments of the flow 200 may be included in a computer program product embodied in a non-transitory computer readable medium that includes code executable by one or more processors.
- FIG. 3 is a design automation flow for modeling mechanical response.
- a flow 300 may continue from or be a superset or a subset of the previous flow 100 or the previous flow 200 .
- the flow 300 includes selecting regions and/or layers of interest 310 for modeling from a mechanical perspective.
- the mechanical modeling can be very useful in evaluating the impact of thermal effects in producing stress and strain within a semiconductor chip or between a chip and its package.
- the layers can include any of the metallization wiring or via layers as well as the insulator layers.
- a region can be for a portion of one layer.
- a region can be for a portion of multiple layers, such as through a stack of wires and vias.
- the flow 300 includes determining layout dependent anisotropic mechanical properties 320 .
- the flow 300 includes replacing original regions and layers with a homogeneous representation 330 or representations. By determining a volume for a layer and a fraction of that volume which includes metallization, the layer can be modeled with homogeneity rather than including all of the wires and insulators between the wires. The multiple layers can be combined so that what would have been previously modeled as a whole smeared material can now be modeled as separate homogeneous layers.
- the flow 300 includes modeling the smeared materials with layout dependent anisotropic mechanical properties 340 .
- the layers can be modeled separately and each layer can have its own directional dependence for mechanical behavior.
- the flow 300 can include computing mechanical responses 350 using the anisotropic mechanical properties. As temperature change on a semiconductor chip, the thermal impact on the BEOL metal and insulator can be evaluated to determine the mechanical behavior based on the thermal expansion. The mechanical response can be evaluated for the x, y, and z directions. Various steps in the flow 300 may be changed in order, repeated, omitted, or the like without departing from the disclosed concepts. Various embodiments of the flow 300 may be included in a computer program product embodied in a non-transitory computer readable medium that includes code executable by one or more processors.
- FIG. 4 is an example chip and package profile.
- the example profile 400 shows a chip 410 connected to a package 440 .
- the chip is inverted and connected by the various layers of the BEOL structure in region 420 to an array of solder bumps 432 .
- One direction's stress is illustrated by the arrow 412 where stress increases as the chip heats up further.
- the BEOL structure has previously been represented by a smear of the whole region.
- the BEOL region 420 can be modeled anisotropically on a layer by layer basis.
- the interstitial space between the chip and the substrate which is not otherwise occupied by solder bumps can be filled with an underfill material 430 .
- the underfill material helps to attach the chip to the substrate and to hold and protect the chip.
- the solder bumps are in turn connected to a package 440 .
- the package may, in some cases, be part of a multichip module. In some cases the design may include through-silicon vias.
- FIG. 5 is an example BEOL profile 500 for a semiconductor ship.
- This profile 500 is a cross-section of a portion of a semiconductor BEOL region. Part of the semiconductor substrate 540 for the chip is shown. Beyond this substrate 540 , a first layer 542 including insulator in this region is shown as well as a second layer 544 with a mixture of metalization and insulator. A third layer 546 , in this case insulator is followed by a fourth layer 548 which is mostly metalization. A fifth layer 550 that is entirely insulator is shown followed by a sixth layer 552 and a seventh layer 554 , which is mostly insulator but includes a via 520 between metalization on the sixth layer 552 and the eighth layer 556 .
- the eighth layer 556 includes a wire 530 above which is the ninth layer 558 .
- these layers can be various structures including solder bumps.
- the structures shown in this example should be considered illustrative and not viewed as a limitation to the disclosed concepts.
- Layout-dependent material volume fractions may be computed for each layer.
- the material volume fractions may comprise an amount of metal included within a three-dimensional volume.
- One stress 512 direction is shown where increases in temperature would cause an increase in stress.
- Anisotropic analysis can be performed on a layer by layer basis to model the mechanical response. For example, wire 530 runs in the same direction as stress 512 and as the metal expands that makes up the wire 530 , the stress 512 may increase.
- FIG. 6 shows an example region of interest 600 .
- the layers may include an interconnect layer 610 , a via layer 620 , an interconnect layer 630 , and a via layer 640 .
- the layers of the region of interest may be used to compute layout-dependent material volume fractions.
- layer 610 may comprise a dielectric portion 611 , a wire 612 , a dielectric portion 613 , a wire 614 , a dielectric portion 615 , a wire 616 , and a dielectric portion 617 .
- a layout-dependent material volume fraction may be computed for layer 610 using these structures.
- a dielectric portion 622 , a via 624 , and a dielectric portion 626 may be examined to determine volumes.
- a layout-dependent material volume fraction may be computed for layer 620 using these structures.
- a dielectric portion 632 , a wire 634 , and a dielectric portion 636 may be examined to determine volumes.
- a layout-dependent material volume fraction may be computed for layer 630 using these structures.
- the layer 640 may be examined in the same manner with a dielectric portion 642 , a via 644 , and a dielectric portion 646 to determine volumes.
- a layout-dependent material volume fraction may be computed for layer 640 using these structures.
- the structures shown in this example region of interest 600 should be considered illustrative and not viewed as a limitation to the disclosed concepts.
- mechanical analysis may be performed. The analysis may include calculating mechanical responses for a plurality of interconnect layers and via layers where each layer is considered individually. Other layout-dependent parameters and structural information may be considered for calculating mechanical responses based on interconnect. These parameters and information can be analyzed to determine anisotropic mechanical properties. Analysis may include determining volumes from coordinate and thickness information extracted from a design format file such as an ITF or GDSII file. Analysis may include determining local material properties from the critical parameters and three-dimensional volumes. A stress 650 direction is shown for the example profile.
- Layer 610 can have a stress 652 while layer 620 can have a stress 654 .
- Layer 630 can have a stress 656 while layer 640 can have a stress 658 . These stresses are shown in the direction of stress 650 .
- directional stress can be modeled for direction 660 and/or direction 662 .
- FIG. 7 is an example of layer analysis.
- a group of layers 700 is shown similar to the region of interest 600 previously shown.
- a first layer 710 is shown similar to the layer 610 .
- the first layer 710 is a homogenous representation of the layer 610 where the homogeneous representation is based on the layout-dependent material volume fraction of layer 610 .
- a second layer 720 is shown similar to the layer 620 .
- the second layer 720 is a homogenous representation of the layer 620 where the homogeneous representation is based on the layout-dependent material volume fraction of layer 620 .
- a third layer 730 is shown similar to the layer 630 .
- the third layer 730 is a homogenous representation of the layer 630 where the homogeneous representation is based on the layout-dependent material volume fraction of layer 630 .
- a fourth layer 740 is shown similar to the layer 640 .
- the fourth layer 740 is a homogenous representation of the layer 640 where the homogeneous representation is based on the layout-dependent material volume fraction of layer 640 .
- a stress direction 750 is shown for the semiconductor.
- Layer 710 can have a stress 752 while layer 720 can have a stress 754 .
- Layer 730 can have a stress 756 while layer 740 can have a stress 758 . These stresses are shown in the direction of stress 750 .
- other directions can be evaluated and modeled.
- the structures shown in this example group of layers 700 should be considered illustrative and not viewed as a limitation to the disclosed concepts.
- the layers may represent a BEOL arrangement and may comprise interconnect layers, via layers, and dielectric layers.
- FIG. 8 is a system diagram for mechanical modeling of BEOL structures.
- a system 800 for modeling such mechanical behavior with layout-dependent properties may include one or more processors 810 coupled to a memory 812 and a display 814 .
- the memory 812 can store code, mechanical analysis, thermal analysis, design data, instructions, system support data, intermediate data, analysis results and the like.
- the display 814 may be any electronic display, including but not limited to, a computer display, a laptop screen, a net-book screen, a tablet computer screen, a cell phone display, a mobile device display, a remote with a display, a television, a projector, or the like.
- the processors 810 may access a design repository 820 , use an extracting module 830 to extract materials properties, use a determining module 840 to determine layout-dependent material volume fractions and anisotropic mechanical properties based on anisotropic information, and use a calculating module 850 to calculate mechanical responses based on anisotropic mechanical properties and the volume fractions.
- the one or more processors 810 may accomplish the functions of the extracting module 830 , the determining module 840 , and the calculating module 850 .
- the system 800 may include computer program product including code for obtaining a design and integrated circuit structural information for the design, code for extracting anisotropic information from the integrated circuit structural information, code for computing layout-dependent material volume fractions using the integrated circuit structural information, code for determining anisotropic mechanical properties based on the anisotropic information, and code for calculating mechanical responses based on the anisotropic mechanical properties and the material volume fractions, and the like.
- Embodiments may include various forms of distributed computing, client/server computing, and cloud based computing. Further, it will be understood that the depicted steps or boxes contained in this disclosure's flow charts are solely illustrative and explanatory. The steps may be modified, omitted, repeated, or re-ordered without departing from the scope of this disclosure. Further, each step may contain one or more sub-steps. While the foregoing drawings and description set forth functional aspects of the disclosed systems, no particular implementation or arrangement of software and/or hardware should be inferred from these descriptions unless explicitly stated or otherwise clear from the context. All such arrangements of software and/or hardware are intended to fall within the scope of this disclosure.
- the block diagrams and flowchart illustrations depict methods, apparatus, systems, and computer program products.
- the elements and combinations of elements in the block diagrams and flow diagrams show functions, steps, or groups of steps of the methods, apparatus, systems, computer program products and/or computer-implemented methods. Any and all such functions—generally referred to herein as a “circuit,” “module,” or “system”—may be implemented by computer program instructions, by special-purpose hardware-based computer systems, by combinations of special purpose hardware and computer instructions, by combinations of general purpose hardware and computer instructions, and so on.
- a programmable apparatus which executes any of the above mentioned computer program products or computer-implemented methods may include one or more microprocessors, microcontrollers, embedded microcontrollers, programmable digital signal processors, programmable devices, programmable gate arrays, programmable array logic, memory devices, application specific integrated circuits, or the like. Each may be suitably employed or configured to process computer program instructions, execute computer logic, store computer data, and so on.
- a computer may include a computer program product from a computer-readable storage medium and that this medium may be internal or external, removable and replaceable, or fixed.
- a computer may include a Basic Input/Output System (BIOS), firmware, an operating system, a database, or the like that may include, interface with, or support the software and hardware described herein.
- BIOS Basic Input/Output System
- Embodiments of the present invention are neither limited to conventional computer applications nor the programmable apparatus that run them.
- the embodiments of the presently claimed invention could include an optical computer, quantum computer, analog computer, or the like.
- a computer program may be loaded onto a computer to produce a particular machine that may perform any and all of the depicted functions. This particular machine provides a means for carrying out any and all of the depicted functions.
- any combination of one or more computer readable media may be utilized including but not limited to: a non-transitory computer readable medium for storage; an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor computer readable storage medium or any suitable combination of the foregoing; a portable computer diskette; a hard disk; a random access memory (RAM); a read-only memory (ROM), an erasable programmable read-only memory (EPROM, Flash, MRAM, FeRAM, or phase change memory); an optical fiber; a portable compact disc; an optical storage device; a magnetic storage device; or any suitable combination of the foregoing.
- a computer readable storage medium may be any tangible medium that can contain or store a program for use by or in connection with an instruction execution system, apparatus, or device.
- computer program instructions may include computer executable code.
- languages for expressing computer program instructions may include without limitation C, C++, Java, JavaScriptTM, ActionScriptTM, assembly language, Lisp, Perl, Tcl, Python, Ruby, hardware description languages, database programming languages, functional programming languages, imperative programming languages, and so on.
- computer program instructions may be stored, compiled, or interpreted to run on a computer, a programmable data processing apparatus, a heterogeneous combination of processors or processor architectures, and so on.
- embodiments of the present invention may take the form of web-based computer software, which includes client/server software, software-as-a-service, peer-to-peer software, or the like.
- a computer may enable execution of computer program instructions including multiple programs or threads.
- the multiple programs or threads may be processed approximately simultaneously to enhance utilization of the processor and to facilitate substantially simultaneous functions.
- any and all methods, program codes, program instructions, and the like described herein may be implemented in one or more threads which may in turn spawn other threads, which may themselves have priorities associated with them.
- a computer may process these threads based on priority or other order.
- the verbs “execute” and “process” may be used interchangeably to indicate execute, process, interpret, compile, assemble, link, load, or a combination of the foregoing. Therefore, embodiments that execute or process computer program instructions, computer-executable code, or the like may act upon the instructions or code in any and all of the ways described.
- the method steps shown are intended to include any suitable method of causing one or more parties or entities to perform the steps. The parties performing a step, or portion of a step, need not be located within a particular geographic location or country boundary. For instance, if an entity located within the United States causes a method step, or portion thereof, to be performed outside of the United States then the method is considered to be performed in the United States by virtue of the causal entity.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
- This application relates generally to semiconductor design automation and more particularly to modeling mechanical behavior with layout-dependent material properties.
- Integrated circuits are ubiquitous in modern electronic devices and systems. These highly complex systems are typically manufactured through exceedingly complicated, multi-step processes which include photolithographic printing, chemical processing, and handling. Such modern systems contain a variety of circuits including digital, analog, and mixed-signal components which are difficult and expensive to manufacture. Feature sizes of the components now comprising such systems are routinely smaller than the wavelength of visible light. In addition, the rapidly changing demands of the various markets which consume the chips drive ever-increasing device count, performance, feature sets, system versatility, and a variety of other system demands which impose contradictory design requirements on the design process. System designers are required to make significant tradeoffs in their designs to balance system performance, physical size, architectural complexity, power consumption, heat dissipation, fabrication complexity, and cost, to name only a few. Each design decision exercises a profound influence on the resulting system design.
- A specification to which system designers design and test their electronic systems is the standard against which a system is compared. Therefore, the systems designers must ensure that their designs conform to the systems specification. The specification defines electrical performance, feature size, power consumption, heat dissipation, operating temperature range, temperature cycles, mechanical performance, and the like, and so on.
- Techniques, used to improve computational efficiency and evaluation accuracy, are implemented to enhance simulation results for back end of line (BEOL) metal interconnects and vias in dielectric layers. An isotropic or “smear” material representation is replaced by layout-dependent anisotropic representation based on material properties and structural information. Each interconnect and via layer that makes up the BEOL stack is evaluated individually. Anisotropic and layout dependent average material properties for each layer and region of interest within a layer or design are obtained. These properties take into account layout specific information such as layer levels, metal line directions, and local pattern densities in order to enhance simulation accuracy. Average materials properties are computed directly by extracting layout and layer geometry information from layout information file formats such as ITF and GDS. A computer-implemented method for design analysis is disclosed comprising: obtaining a design and integrated circuit structural information for the design; extracting anisotropic information from the integrated circuit structural information; computing layout dependent material volume fractions using the integrated circuit structural information; determining anisotropic mechanical properties based on the anisotropic information; and calculating mechanical responses based on the anisotropic mechanical properties and the material volume fractions.
- The computing layout dependent material volume fractions may include computing a dependent material volume fraction for one layer. The one layer may include an interconnect layer, a via layer, or a region of interest. The design may include a plurality of layers. The design may be three dimensional. The structural information may be included in an interconnect technology file (ITF). The structural information may include one or more of vertical geometry information, material thickness, or layout dimensions. The structural information may include one or more of metallization thickness, metallization resistivity, dielectric thickness, dielectric permeability, metallization width, or metallization length. The layout dependent material volume fractions may be computed based on evaluation of three-dimensional structures. The material volume fractions may comprise an amount of metal included within a three-dimensional volume. The anisotropic mechanical properties may be determined using an averaging scheme. The averaging scheme may include serial averaging. The averaging scheme may include parallel averaging. The calculating of mechanical responses may be for a specified layer. The calculating mechanical responses may be for a plurality of layers. The calculating mechanical responses may be for a specified region. The method may further comprise determining critical parameters for the integrated circuit structural information. The critical parameters may include one or more of layer composition, volume, direction, or layer level. The method may further comprise determining volumes from coordinate and thickness information. The method may further comprise determining local material properties from the critical parameters and three-dimensional volumes. The design may include a semiconductor chip. The design may further include a package. The method may further comprise modeling mechanical interaction between the semiconductor chip and the package. The design may include through-silicon vias. The method may further comprise calculating mechanical responses for a plurality of interconnect layers or via layers where each layer is considered individually. The one or more of interconnect line directions, local pattern densities, or level of layers may be analyzed to determine anisotropic mechanical properties. The extracting anisotropic information may be based on information from technology files and design files. The calculating mechanical responses may be based on anisotropic material dependencies and layout dependent material properties.
- In embodiments, a computer system for design analysis comprises: a memory which stores instructions; one or more processors coupled to the memory wherein the one or more processors are configured to: obtain a design and integrated circuit structural information for the design; extract anisotropic information from the integrated circuit structural information; compute layout dependent material volume fractions using the integrated circuit structural information; determine anisotropic mechanical properties based on the anisotropic information; and calculate mechanical responses based on the anisotropic mechanical properties and the material volume fractions. In some embodiments, a computer program product embodied in a non-transitory computer readable medium for design analysis comprises: code for obtaining a design and integrated circuit structural information for the design; code for extracting anisotropic information from the integrated circuit structural information; code for computing layout dependent material volume fractions using the integrated circuit structural information; code for determining anisotropic mechanical properties based on the anisotropic information; and code for calculating mechanical responses based on the anisotropic mechanical properties and the material volume fractions.
- Various features, aspects, and advantages of various embodiments will become more apparent from the following further description.
- The following detailed description of certain embodiments may be understood by reference to the following figures wherein:
-
FIG. 1 is a flow diagram for design information analysis. -
FIG. 2 is a flow diagram for calculating responses. -
FIG. 3 is a design automation flow for modeling mechanical response. -
FIG. 4 is an example chip and package profile. -
FIG. 5 is an example BEOL profile for a semiconductor ship. -
FIG. 6 shows an example region of interest. -
FIG. 7 is an example of layer analysis. -
FIG. 8 is a system diagram for mechanical modeling of BEOL structures. - Modern semiconductor systems are often composed of many circuits and circuit types contained on semiconductor chips. Semiconductor chips typically have a vast number of connections where the uppermost layer of the chip is often covered with input/output (I/O) pads. The chips that make up the system are mounted into packages using solder bumps. The solder bumps form connections between the I/O pads of the chip and the corresponding connections of the package. The solder bumps are surrounded by an underfill material which provides, among other things, a better mechanical connection between the chip and the package and improves chip reliability by environmentally sealing the chip connections. To make pad connections, the chip is typically inverted and then attached to the substrate. This inversion, called “flip chip” technology, is common in the semiconductor industry. The connections within a chip typically involve numerous layers of wires, vias, and contacts surrounded by dielectric or insulator layers.
- The chips making up the electronic systems operate by sourcing, sinking, and steering current to the various circuits and subcircuits that make up the chip. The many paths through the circuits and subcircuits of the chip are, among their other properties, resistive. Thus, heat results from current switching throughout the chip. This heating of the chip results even under normal operating conditions. In the case of high power chips, such heating may be extreme. Further, since some of the circuits and subcircuits of the chip are more active than others, there are regions of the chips that are relatively hotter than others. The thermal profiles of the chip, package substrate, and interconnection layers are not constant. The thermal coefficients of expansion of the chip, interconnecting layers of the BEOL, and package cause the chips and interconnecting layers to undergo stress. The mismatch between coefficients of thermal expansion also introduces residual stress during fabrication and package process steps. The metal wires, vias, and insulating underfill materials making up the layers between the chips and the substrate may be damaged, as may the physically delicate chip.
- Modeling the mechanical behavior of the connections between the solder bumps of a chip and the interconnecting layers of the BEOL involves a computationally complex and prohibitively expensive three-dimensional (3D) simulation problem. Attempts to simplify this simulation problem have traditionally included calculating the volume percent average for all of the interconnecting wires, vias, and insulating materials in the layers within a semiconductor chip to estimate an averaged volume “smear” of the materials. However, calculating the smear has proven an unreliable method of simplifying the simulation problem. For example, the smear does not take into account critical design parameters such as metal density variation from location to location, directional arrangements of metal interconnects from layer to layer, pattern characteristic changes, and metal changes from lower interconnect layers to upper interconnect layers. The computational simplicity of the smear masks critical potential design problems such as the uneven distribution of metalization or an unreliable structure with high stress.
- In the disclosed concept, efficient modeling of the BEOL mechanical behavior is supported by layout-dependent anisotropic material properties. Each interconnect and via layer that makes up the BEOL layers between the chip and the substrate is considered individually. Anisotropic and layout dependent average material properties for each layer and region of interest are obtained. These properties take into account metal line directions, local pattern densities, and layer levels. Average material properties are computed directly using geometry information extracted from process geometry files such as ITF and GDS files. The local material properties are obtained using serial, parallel, or a combination of serial and parallel averaging to obtain the local material properties for any specified layers or regions of interest.
-
FIG. 1 is a flow diagram for design information analysis. Aflow 100 for modeling mechanical behavior is described and comprises a computer-implemented method for design analysis. Theflow 100 includes obtaining adesign 110 and integrated circuit structural information for the design. The obtaining can include importing a design and supporting information or it can involve having the design and information already within a software tool. The obtaining can be part of an electronic design automation (EDA) process. The design may comprise various types of structural information describing critical features about the design. The structural information may include layer information including type of material, dimensions, and the like. The design may be three-dimensional, describing, for example, the connections between a chip and a substrate or package. In embodiments, the structural information is included in an interconnect technology file (ITF). The layout may be in the form of GDSII, OASIS™, or some other format for describing various shapes, sizes, and relationships of elements in a semiconductor layout. - The
flow 100 includes extractinganisotropic information 120 from the integrated circuit structural information. The extracted information may include details about the structure of the layers within a chip. The structural information may include one or more of vertical geometry information, material thickness, layout dimensions and the like. The extracting of anisotropic information may be based on the information from technology files and design files. The structural information may include one or more of metallization thickness, metallization resistivity, dielectric thickness, dielectric permeability, metallization width, or metallization length. Theflow 100 may further comprise determining critical parameters 122 for the integrated circuit structural information. The critical information may be based on a layer or a collection of layers—for example, interconnect layers, vias, or dielectric materials. The critical information may include a variety of parameters including one or more of layer composition, volume, direction, or layer level. The critical parameters may be determined for each layer within the BEOL layers. - The
flow 100 may further comprise determiningvolumes 130 from coordinate and thickness information. The determined volumes will depend on the length, width, and height of a layer for a region of interest. Each layer can have a separate volume calculated as heights vary from layer to layer. Theflow 100 includes computing layout dependentmaterial volume fractions 140 using the integrated-circuit structural information and layout. Based on the determined volumes, the wiring and insulator within a layer can be analyzed to determine how much of the layer is metalization and how much is insulator. These amounts are used to compute the material volume fraction. The layout dependent material volume fractions may be computed based on evaluation of three-dimensional structures. The layout in a specific region impacts the fraction value and will vary from region to region and will also vary in different directions across a chip. Depending on the numbers of connections within a chip there may be a higher or lower concentration of wire and vias and therefore changes in the fraction values. The metalization on a chip often has a predominant direction for each layer. The direction of the metalization can impact the mechanical expansion in that direction due to the thermal coefficient for that metal. - The computation of volume factions can be done based on averaging 142. The averaging scheme may include serial averaging to obtain local material properties for any specified layers or regions of interest. When traversing a layer, the sequence of structures (i.e. metalization and insulator) can be evaluated and the average amount of the metallization present can be determined. The averaging scheme may include parallel averaging to obtain local material properties for layers or regions of interest. In some cases, a region can have a group of structures neighboring each other. When a region is traversed, the neighboring structures can be averaged in parallel to evaluate an overall average. When evaluating a vertical region with a stack, the vias and metalization can be averaged in parallel through the vertical region.
- The
flow 100 includes determining anisotropicmechanical material properties 150 based on the anisotropic information. The mechanical properties may be determined for local material properties based on the critical parameters and volumes as well as the volume fractions for metallization. The mechanical material properties can be determined for an individual layer as opposed to multiple layers in a smear. Once mechanical material properties are determined for multiple layers individually, the mechanical material impact of the multiple layers can be evaluated. Various steps in theflow 100 may be changed in order, repeated, omitted, or the like without departing from the disclosed concepts. Various embodiments of theflow 100 may be included in a computer program product embodied in a non-transitory computer readable medium that includes code executable by one or more processors. -
FIG. 2 is a flow diagram for calculating responses. Aflow 200 may continue from or be part of theprevious flow 100. Theflow 200 includes determining anisotropicmechanical properties 210 based on the anisotropic information. Each interconnect and via layer of a BEOL stack may be evaluated individually. Anisotropic and layout dependent average material properties for each layer may be determined based on metal line direction of interconnect, pattern densities, layer levels, and the like. Local anisotropic mechanical properties may be determined. For example, anisotropic and layout-dependent average material properties for each region of interest may be determined based on the metal line direction of the interconnect, local pattern densities, layer levels, vias, and the like. A region of interest may be a stack of metalization layers and vias connecting the metallization layers. Therefore, the region could cover multiple layers with each layer being evaluated individually or the combination of layers being evaluated collectively to determine their mechanical properties. - The
flow 200 may further comprise modeling themechanical interaction 220 between a semiconductor chip and a package. A flip-chip technology may utilize solder bumps and surrounding underfill material to attach a chip to a package. The anisotropic mechanical material properties can be used to model mechanical interactions between the chip and the package on which the chip is mounted. The BEOL on-chip wiring includes multiple layers of interconnect, vias, and dielectric material. The heating of the chip due to normal operation may cause stresses and strains among the semiconductor, BEOL, and the package. A model of the mechanical interaction between a semiconductor chip and a package may comprise a 3-D model of the BEOL layers. - The
flow 200 includes calculatingmechanical responses 230 based on the anisotropic mechanical properties and the material volume fractions. Such calculating may evaluate 2-D and 3-D models of the layers of the BEOL materials between a chip and a package or substrate. The calculating may be based on layout-dependent material volume fractions and determined volumes. The calculating ofmechanical responses 230 may be based on anisotropic material dependencies and layout dependent material properties. The calculating of mechanical responses may be for a specified region. Theflow 200 may further comprise calculatingmechanical responses 232 for a plurality of interconnect layers or via layers where each layer is considered individually. Various steps in theflow 200 may be changed in order, repeated, omitted, or the like without departing from the disclosed concepts. Various embodiments of theflow 200 may be included in a computer program product embodied in a non-transitory computer readable medium that includes code executable by one or more processors. -
FIG. 3 is a design automation flow for modeling mechanical response. Aflow 300 may continue from or be a superset or a subset of theprevious flow 100 or theprevious flow 200. Theflow 300 includes selecting regions and/or layers ofinterest 310 for modeling from a mechanical perspective. The mechanical modeling can be very useful in evaluating the impact of thermal effects in producing stress and strain within a semiconductor chip or between a chip and its package. The layers can include any of the metallization wiring or via layers as well as the insulator layers. A region can be for a portion of one layer. A region can be for a portion of multiple layers, such as through a stack of wires and vias. Theflow 300 includes determining layout dependent anisotropicmechanical properties 320. For the region or layer of interest, directional mechanical properties can be determined. The directions can include those in x, y, and z directions along a chip. Theflow 300 includes replacing original regions and layers with ahomogeneous representation 330 or representations. By determining a volume for a layer and a fraction of that volume which includes metallization, the layer can be modeled with homogeneity rather than including all of the wires and insulators between the wires. The multiple layers can be combined so that what would have been previously modeled as a whole smeared material can now be modeled as separate homogeneous layers. Theflow 300 includes modeling the smeared materials with layout dependent anisotropicmechanical properties 340. The layers can be modeled separately and each layer can have its own directional dependence for mechanical behavior. Theflow 300 can include computingmechanical responses 350 using the anisotropic mechanical properties. As temperature change on a semiconductor chip, the thermal impact on the BEOL metal and insulator can be evaluated to determine the mechanical behavior based on the thermal expansion. The mechanical response can be evaluated for the x, y, and z directions. Various steps in theflow 300 may be changed in order, repeated, omitted, or the like without departing from the disclosed concepts. Various embodiments of theflow 300 may be included in a computer program product embodied in a non-transitory computer readable medium that includes code executable by one or more processors. -
FIG. 4 is an example chip and package profile. Theexample profile 400 shows achip 410 connected to apackage 440. The chip is inverted and connected by the various layers of the BEOL structure inregion 420 to an array of solder bumps 432. As thesemiconductor chip 410 heats up, there can be mechanical stresses as a function of temperature. One direction's stress is illustrated by thearrow 412 where stress increases as the chip heats up further. The BEOL structure has previously been represented by a smear of the whole region. Using the disclosed concepts, theBEOL region 420 can be modeled anisotropically on a layer by layer basis. The interstitial space between the chip and the substrate which is not otherwise occupied by solder bumps can be filled with anunderfill material 430. The underfill material helps to attach the chip to the substrate and to hold and protect the chip. The solder bumps are in turn connected to apackage 440. The package may, in some cases, be part of a multichip module. In some cases the design may include through-silicon vias. -
FIG. 5 is anexample BEOL profile 500 for a semiconductor ship. Thisprofile 500 is a cross-section of a portion of a semiconductor BEOL region. Part of thesemiconductor substrate 540 for the chip is shown. Beyond thissubstrate 540, afirst layer 542 including insulator in this region is shown as well as asecond layer 544 with a mixture of metalization and insulator. Athird layer 546, in this case insulator is followed by afourth layer 548 which is mostly metalization. Afifth layer 550 that is entirely insulator is shown followed by asixth layer 552 and aseventh layer 554, which is mostly insulator but includes a via 520 between metalization on thesixth layer 552 and theeighth layer 556. Theeighth layer 556 includes awire 530 above which is theninth layer 558. Above these layers can be various structures including solder bumps. The structures shown in this example should be considered illustrative and not viewed as a limitation to the disclosed concepts. Layout-dependent material volume fractions may be computed for each layer. The material volume fractions may comprise an amount of metal included within a three-dimensional volume. Onestress 512 direction is shown where increases in temperature would cause an increase in stress. Anisotropic analysis can be performed on a layer by layer basis to model the mechanical response. For example,wire 530 runs in the same direction asstress 512 and as the metal expands that makes up thewire 530, thestress 512 may increase. -
FIG. 6 shows an example region ofinterest 600. Multiple layers of an example region ofinterest 600 are shown. The layers may include aninterconnect layer 610, a vialayer 620, aninterconnect layer 630, and a vialayer 640. The layers of the region of interest may be used to compute layout-dependent material volume fractions. For example,layer 610 may comprise adielectric portion 611, awire 612, adielectric portion 613, awire 614, adielectric portion 615, awire 616, and adielectric portion 617. A layout-dependent material volume fraction may be computed forlayer 610 using these structures. Forlayer 620, adielectric portion 622, a via 624, and adielectric portion 626 may be examined to determine volumes. A layout-dependent material volume fraction may be computed forlayer 620 using these structures. Similarly, forlayer 630, adielectric portion 632, awire 634, and adielectric portion 636 may be examined to determine volumes. A layout-dependent material volume fraction may be computed forlayer 630 using these structures. Thelayer 640 may be examined in the same manner with adielectric portion 642, a via 644, and adielectric portion 646 to determine volumes. A layout-dependent material volume fraction may be computed forlayer 640 using these structures. The structures shown in this example region ofinterest 600 should be considered illustrative and not viewed as a limitation to the disclosed concepts. Based on volumes and fractions, mechanical analysis may be performed. The analysis may include calculating mechanical responses for a plurality of interconnect layers and via layers where each layer is considered individually. Other layout-dependent parameters and structural information may be considered for calculating mechanical responses based on interconnect. These parameters and information can be analyzed to determine anisotropic mechanical properties. Analysis may include determining volumes from coordinate and thickness information extracted from a design format file such as an ITF or GDSII file. Analysis may include determining local material properties from the critical parameters and three-dimensional volumes. Astress 650 direction is shown for the example profile. As the semiconductor heats up, thermal expansion can occur in the various layers based on the metalization contained within the layer.Layer 610 can have astress 652 whilelayer 620 can have astress 654.Layer 630 can have astress 656 whilelayer 640 can have astress 658. These stresses are shown in the direction ofstress 650. Similarly, directional stress can be modeled fordirection 660 and/ordirection 662. -
FIG. 7 is an example of layer analysis. A group oflayers 700 is shown similar to the region ofinterest 600 previously shown. Afirst layer 710 is shown similar to thelayer 610. Thefirst layer 710 is a homogenous representation of thelayer 610 where the homogeneous representation is based on the layout-dependent material volume fraction oflayer 610. Asecond layer 720 is shown similar to thelayer 620. Thesecond layer 720 is a homogenous representation of thelayer 620 where the homogeneous representation is based on the layout-dependent material volume fraction oflayer 620. Athird layer 730 is shown similar to thelayer 630. Thethird layer 730 is a homogenous representation of thelayer 630 where the homogeneous representation is based on the layout-dependent material volume fraction oflayer 630. Afourth layer 740 is shown similar to thelayer 640. Thefourth layer 740 is a homogenous representation of thelayer 640 where the homogeneous representation is based on the layout-dependent material volume fraction oflayer 640. Astress direction 750 is shown for the semiconductor.Layer 710 can have astress 752 whilelayer 720 can have astress 754.Layer 730 can have astress 756 whilelayer 740 can have astress 758. These stresses are shown in the direction ofstress 750. Similarly, other directions can be evaluated and modeled. The structures shown in this example group oflayers 700 should be considered illustrative and not viewed as a limitation to the disclosed concepts. The layers may represent a BEOL arrangement and may comprise interconnect layers, via layers, and dielectric layers. -
FIG. 8 is a system diagram for mechanical modeling of BEOL structures. Asystem 800 for modeling such mechanical behavior with layout-dependent properties may include one ormore processors 810 coupled to amemory 812 and adisplay 814. Thememory 812 can store code, mechanical analysis, thermal analysis, design data, instructions, system support data, intermediate data, analysis results and the like. Thedisplay 814 may be any electronic display, including but not limited to, a computer display, a laptop screen, a net-book screen, a tablet computer screen, a cell phone display, a mobile device display, a remote with a display, a television, a projector, or the like. - The
processors 810 may access adesign repository 820, use an extractingmodule 830 to extract materials properties, use a determiningmodule 840 to determine layout-dependent material volume fractions and anisotropic mechanical properties based on anisotropic information, and use a calculatingmodule 850 to calculate mechanical responses based on anisotropic mechanical properties and the volume fractions. In at least one embodiment, the one ormore processors 810 may accomplish the functions of the extractingmodule 830, the determiningmodule 840, and the calculatingmodule 850. - The
system 800 may include computer program product including code for obtaining a design and integrated circuit structural information for the design, code for extracting anisotropic information from the integrated circuit structural information, code for computing layout-dependent material volume fractions using the integrated circuit structural information, code for determining anisotropic mechanical properties based on the anisotropic information, and code for calculating mechanical responses based on the anisotropic mechanical properties and the material volume fractions, and the like. - Each of the above methods may be executed on one or more processors on one or more computer systems. Embodiments may include various forms of distributed computing, client/server computing, and cloud based computing. Further, it will be understood that the depicted steps or boxes contained in this disclosure's flow charts are solely illustrative and explanatory. The steps may be modified, omitted, repeated, or re-ordered without departing from the scope of this disclosure. Further, each step may contain one or more sub-steps. While the foregoing drawings and description set forth functional aspects of the disclosed systems, no particular implementation or arrangement of software and/or hardware should be inferred from these descriptions unless explicitly stated or otherwise clear from the context. All such arrangements of software and/or hardware are intended to fall within the scope of this disclosure.
- The block diagrams and flowchart illustrations depict methods, apparatus, systems, and computer program products. The elements and combinations of elements in the block diagrams and flow diagrams, show functions, steps, or groups of steps of the methods, apparatus, systems, computer program products and/or computer-implemented methods. Any and all such functions—generally referred to herein as a “circuit,” “module,” or “system”—may be implemented by computer program instructions, by special-purpose hardware-based computer systems, by combinations of special purpose hardware and computer instructions, by combinations of general purpose hardware and computer instructions, and so on.
- A programmable apparatus which executes any of the above mentioned computer program products or computer-implemented methods may include one or more microprocessors, microcontrollers, embedded microcontrollers, programmable digital signal processors, programmable devices, programmable gate arrays, programmable array logic, memory devices, application specific integrated circuits, or the like. Each may be suitably employed or configured to process computer program instructions, execute computer logic, store computer data, and so on.
- It will be understood that a computer may include a computer program product from a computer-readable storage medium and that this medium may be internal or external, removable and replaceable, or fixed. In addition, a computer may include a Basic Input/Output System (BIOS), firmware, an operating system, a database, or the like that may include, interface with, or support the software and hardware described herein.
- Embodiments of the present invention are neither limited to conventional computer applications nor the programmable apparatus that run them. To illustrate: the embodiments of the presently claimed invention could include an optical computer, quantum computer, analog computer, or the like. A computer program may be loaded onto a computer to produce a particular machine that may perform any and all of the depicted functions. This particular machine provides a means for carrying out any and all of the depicted functions.
- Any combination of one or more computer readable media may be utilized including but not limited to: a non-transitory computer readable medium for storage; an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor computer readable storage medium or any suitable combination of the foregoing; a portable computer diskette; a hard disk; a random access memory (RAM); a read-only memory (ROM), an erasable programmable read-only memory (EPROM, Flash, MRAM, FeRAM, or phase change memory); an optical fiber; a portable compact disc; an optical storage device; a magnetic storage device; or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain or store a program for use by or in connection with an instruction execution system, apparatus, or device.
- It will be appreciated that computer program instructions may include computer executable code. A variety of languages for expressing computer program instructions may include without limitation C, C++, Java, JavaScript™, ActionScript™, assembly language, Lisp, Perl, Tcl, Python, Ruby, hardware description languages, database programming languages, functional programming languages, imperative programming languages, and so on. In embodiments, computer program instructions may be stored, compiled, or interpreted to run on a computer, a programmable data processing apparatus, a heterogeneous combination of processors or processor architectures, and so on. Without limitation, embodiments of the present invention may take the form of web-based computer software, which includes client/server software, software-as-a-service, peer-to-peer software, or the like.
- In embodiments, a computer may enable execution of computer program instructions including multiple programs or threads. The multiple programs or threads may be processed approximately simultaneously to enhance utilization of the processor and to facilitate substantially simultaneous functions. By way of implementation, any and all methods, program codes, program instructions, and the like described herein may be implemented in one or more threads which may in turn spawn other threads, which may themselves have priorities associated with them. In some embodiments, a computer may process these threads based on priority or other order.
- Unless explicitly stated or otherwise clear from the context, the verbs “execute” and “process” may be used interchangeably to indicate execute, process, interpret, compile, assemble, link, load, or a combination of the foregoing. Therefore, embodiments that execute or process computer program instructions, computer-executable code, or the like may act upon the instructions or code in any and all of the ways described. Further, the method steps shown are intended to include any suitable method of causing one or more parties or entities to perform the steps. The parties performing a step, or portion of a step, need not be located within a particular geographic location or country boundary. For instance, if an entity located within the United States causes a method step, or portion thereof, to be performed outside of the United States then the method is considered to be performed in the United States by virtue of the causal entity.
- While the invention has been disclosed in connection with preferred embodiments shown and described in detail, various modifications and improvements thereon will become apparent to those skilled in the art. Accordingly, the forgoing examples should not limit the spirit and scope of the present invention; rather it should be understood in the broadest sense allowable by law.
Claims (36)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/745,732 US8776005B1 (en) | 2013-01-18 | 2013-01-18 | Modeling mechanical behavior with layout-dependent material properties |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/745,732 US8776005B1 (en) | 2013-01-18 | 2013-01-18 | Modeling mechanical behavior with layout-dependent material properties |
Publications (2)
Publication Number | Publication Date |
---|---|
US8776005B1 US8776005B1 (en) | 2014-07-08 |
US20140208280A1 true US20140208280A1 (en) | 2014-07-24 |
Family
ID=51031975
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/745,732 Active US8776005B1 (en) | 2013-01-18 | 2013-01-18 | Modeling mechanical behavior with layout-dependent material properties |
Country Status (1)
Country | Link |
---|---|
US (1) | US8776005B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150179529A1 (en) * | 2013-12-19 | 2015-06-25 | Taiwan Semiconductor Manufacturing Company Limited | Thermal analysis for tiered semiconductor structure |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102337647B1 (en) | 2017-05-17 | 2021-12-08 | 삼성전자주식회사 | Semiconductor package and method for fabricating the same |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7635618B2 (en) | 1999-03-03 | 2009-12-22 | Nxp B.V. | Integrated circuit devices with high and low voltage components and processes for manufacturing these devices |
EP1532670A4 (en) * | 2002-06-07 | 2007-09-12 | Praesagus Inc | Characterization adn reduction of variation for integrated circuits |
US7093206B2 (en) * | 2003-10-21 | 2006-08-15 | International Business Machines Corp. | Computer aided design method and apparatus for modeling and analyzing on-chip interconnect structures |
US7484198B2 (en) | 2006-02-27 | 2009-01-27 | Synopsys, Inc. | Managing integrated circuit stress using dummy diffusion regions |
US8035168B2 (en) | 2006-02-27 | 2011-10-11 | Synopsys, Inc. | Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance |
US7767515B2 (en) | 2006-02-27 | 2010-08-03 | Synopsys, Inc. | Managing integrated circuit stress using stress adjustment trenches |
US7600207B2 (en) | 2006-02-27 | 2009-10-06 | Synopsys, Inc. | Stress-managed revision of integrated circuit layouts |
US7542891B2 (en) | 2006-09-07 | 2009-06-02 | Synopsys, Inc. | Method of correlating silicon stress to device instance parameters for circuit simulation |
US7543254B2 (en) | 2006-09-08 | 2009-06-02 | Synopsys, Inc. | Method and apparatus for fast identification of high stress regions in integrated circuit structure |
US7739095B2 (en) | 2007-03-13 | 2010-06-15 | Synopsys, Inc. | Method for determining best and worst cases for interconnects in timing analysis |
US7949985B2 (en) | 2007-06-01 | 2011-05-24 | Synopsys, Inc. | Method for compensation of process-induced performance variation in a MOSFET integrated circuit |
US7669161B2 (en) | 2007-06-22 | 2010-02-23 | Synopsys, Inc. | Minimizing effects of interconnect variations in integrated circuit designs |
US7681164B2 (en) | 2007-08-31 | 2010-03-16 | Synopsys, Inc. | Method and apparatus for placing an integrated circuit device within an integrated circuit layout |
US7926018B2 (en) | 2007-09-25 | 2011-04-12 | Synopsys, Inc. | Method and apparatus for generating a layout for a transistor |
US7895548B2 (en) | 2007-10-26 | 2011-02-22 | Synopsys, Inc. | Filler cells for design optimization in a place-and-route system |
US20100187609A1 (en) | 2009-01-27 | 2010-07-29 | Synopsys, Inc. | Boosting transistor performance with non-rectangular channels |
US8176444B2 (en) * | 2009-04-20 | 2012-05-08 | International Business Machines Corporation | Analyzing multiple induced systematic and statistical layout dependent effects on circuit performance |
US7996795B2 (en) | 2009-04-24 | 2011-08-09 | Synopsys, Inc. | Method and apparatus for performing stress modeling of integrated circuit material undergoing material conversion |
US8362622B2 (en) | 2009-04-24 | 2013-01-29 | Synopsys, Inc. | Method and apparatus for placing transistors in proximity to through-silicon vias |
US20120280354A1 (en) | 2011-05-05 | 2012-11-08 | Synopsys, Inc. | Methods for fabricating high-density integrated circuit devices |
-
2013
- 2013-01-18 US US13/745,732 patent/US8776005B1/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150179529A1 (en) * | 2013-12-19 | 2015-06-25 | Taiwan Semiconductor Manufacturing Company Limited | Thermal analysis for tiered semiconductor structure |
US9659115B2 (en) * | 2013-12-19 | 2017-05-23 | Taiwan Semiconductor Manufacturing Company Limited | Thermal analysis for tiered semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
US8776005B1 (en) | 2014-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9323870B2 (en) | Method and apparatus for improved integrated circuit temperature evaluation and IC design | |
US8103996B2 (en) | Method and apparatus for thermal analysis of through-silicon via (TSV) | |
US9767240B2 (en) | Temperature-aware integrated circuit design methods and systems | |
Ayala et al. | Thermal modeling and analysis of 3D multi-processor chips | |
US11170150B2 (en) | Method for making a semiconductor device | |
CN109933488B (en) | Chip temperature calculation method and chip temperature calculation device | |
US20170344692A1 (en) | Computer-implemented method of designing an integrated circuit | |
CN114896920B (en) | Three-dimensional stacked chip thermal simulation model establishment and hot spot temperature prediction method | |
US11816405B2 (en) | Systems and methods for designing a module semiconductor product | |
CN110096722A (en) | The method of computer-readable medium and manufacture semiconductor device including program code | |
Yuan et al. | PACT: An extensible parallel thermal simulator for emerging integration and cooling technologies | |
Oprins et al. | Fine grain thermal modeling and experimental validation of 3D-ICs | |
US8776005B1 (en) | Modeling mechanical behavior with layout-dependent material properties | |
Frantz et al. | 3D IC floorplanning: Automating optimization settings and exploring new thermal-aware management techniques | |
Kim et al. | Application of convolutional neural network to predict anisotropic effective thermal conductivity of semiconductor package | |
US11080460B2 (en) | Method of modeling high speed channel in semiconductor package, method of designing semiconductor package using the same and method of manufacturing semiconductor package using the same | |
Chen et al. | Fast thermal analysis for chiplet design based on graph convolution networks | |
Wang et al. | An efficient thermal model of chiplet heterogeneous integration system for steady-state temperature prediction | |
Refai-Ahmed et al. | Electronic PCB and PKG thermal stress analysis | |
CN104657532B (en) | semiconductor device design method and conductive bump pattern enhancement method | |
Fourmigue et al. | A linear-time approach for the transient thermal simulation of liquid-cooled 3D ICs | |
US20150324511A1 (en) | Floating metal fill capacitance calculation | |
Kahng et al. | Power delivery pathfinding for emerging die-to-wafer integration technology | |
WO2019176282A1 (en) | Thermal analysis model of resistor, thermal analyzer for same, thermal analysis program and model generation program | |
Bagnoli et al. | Validation of the DJOSER analytical thermal simulator for electronic power devices and assembling structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SYNOPSYS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, XIAOPENG;DASARAPU, VINAY;LIN, XI-WEI;SIGNING DATES FROM 20130107 TO 20130108;REEL/FRAME:029694/0134 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |